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Abstract
Custom accelerators are largely beneficial for compute intensive applications such as data
encryption or floating point arithmetic. These accelerators allow for a very specific task to be
offloaded to its own unit so that the rest of the pipeline is not overwhelmed by these complicated
instructions. To further achieve speed, a custom accelerator can be offloaded to an FPGA while
still being on the same die as the CPU. Intel had announced this new technology back in 2014 and
recently at the end of 2020, AMD released a patent application describing a similar approach.
In this thesis, we present a tightly coupled accelerator for the Rocket core, a RISC-V core
that was developed at the University of California, Berkeley. This accelerator allows the user to
develop their own custom logic that is part of the five stage pipeline but is abstracted away from
execution units. This tightly coupled accelerator allows the user custom R-type instructions in the
RISC-V ISA to use for their own applications.
We test the generic accelerator with the following three test applications: AES, posit addi-
tion, and the Rocket core’s ALU. All three applications execute without any additional latency and
stalls the pipeline appropriately for instructions that execute in more than one clock cycle.
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In 2018, Intel released the Intel® Xeon® Scalable Processor that integrates a CPU and
an FPGA on the same die for tightly coupled acceleration [4]. The integrated FPGA is the Intel®
Arria® 10 and while it has its own cache, it shares memory with the CPU over the Intel® Ultra
Path Interconnect (UPI) bus. The CPU and the FPGA are tightly coupled making the data sharing
very fast; however, there is an inherent latency when communicating between the two because of
the bus. To achieve better performance, an accelerator should be tightly integrated with the CPU
so that no latency is observed.
The difficulty with integrating such a tightly coupled accelerator is that a hardware designer
needs to know the details of the core which with they are working in order to best exploit the
hardware to achieve the best performance. Furthermore, tightly coupled accelerators can be very
specific to the application for which they are designed making it difficult to modify if the designer
would like to test out many applications with the same core. With loosely coupled accelerators,
flexibility is offered because of an intermediate communication protocol, such as UPI, but again, we
lose performance due to the latency of adding another interface.
In this research, we implement a tightly coupled interface that is generic enough so that
multiple applications switch through this interface with little configuration. This interface does
not add any additional latency to the original execution of the core. We use the open source ISA,
RISC-V, and implement this interface on a 32-bit processor for simplicity.
1
1.2 Contributions
We present TIGRA, the Tightly Integrated Generic RISC-V Accelerator. This interface al-
lows hardware designers to quickly integrate their custom logic into a RISC-V core without knowing
the specifics of the core with which they are working. We use the University of California, Berkeley’s
Rocket Chip generator and implement TIGRA in the Rocket core [5]. We test R-type instructions
that execute in one clock cycle and R-type instructions that execute in multiple clock cycles. We
develop TIGRA instructions as part of the RISC-V ISA and use these instructions to test our inter-
face. We use TIGRA to test three applications, AES, posit addition, and the Rocket core’s native
ALU, to show that our interface does not add any additional latency to our execution regardless of
application or instruction length.
We organize this work into the following chapters. Chapter 2 details the background infor-
mation about the RISC-V ISA and the Rocket Chip generator. Chapter 3 discusses related work,
specifically loosely coupled and tightly coupled accelerators. We explain the design of TIGRA in
Chapter 4. We discuss our verification strategy and results in Chapter 5. Finally, we discuss our




In this chapter, we introduce some key concepts of the RISC-V Instruction Set Architec-
ture (ISA). We also discuss the technical details of the Rocket Core Architecture and its many
applications, specifically for generating chips.
2.1 RISC-V ISA
The RISC-V ISA is a completely free and open ISA originally developed at UC Berkeley to
aid in computer architecture research and education [1]. There are two primary base integer variants,
called RV32I and RV64I which provides 32-bit or 64-bit address spaces respectively. The “I” in the
base integer ISA stands for integer and contains integer computational instructions, integer loads,
integer stores, and control-flow instructions. There is also room for future improvement for a RV128I
variant which would support a 128-bit address space. There are a few more extensions to the ISA
including the “M” extension for multiply and divide, the “A” extension for atomic read, modify and
write memory instructions, the “F” extension for floating-point instructions, the “D” extension for
double-precision floating-point instructions, and finally the “C” extension for compressed, narrower
16-bit forms of common instructions [1]. The IMAFD extensions come together to make the “G”
or general extension. The ISAs are then called the RV32G for the 32-bit version or RV64G for the
64-bit version.
3
Figure 2.1: The different instruction types of the RV32I base ISA [1]
2.1.1 Instruction Types
There are four core instruction formats for the base RV32I ISA and RV64I ISA. These four
types are R, I, S, and U. Two more variants, B and J are also included based on the handling of
immediates as shown in Figure 2.1 [1].
R-type instructions are register-register instructions where rs1 and rs2 are source registers
and rd is the destination register. Operations are done using the two source registers and the result
is stored in the destination register. I-type instructions are register-immediate instructions where
an immediate value, imm(x), is used instead of the rs2 register. These immediate values are either
small data types or partial data. U-type instructions are another form of immediate instructions and
are used for loading upper immediate values to build 32-bit constants or to add the upper immediate
value to the program counter (pc).
Control transfer instructions use both the J-type instructions for unconditional jumps and
the B-type instructions for conditional branches. Finally, load and store instructions are the only
instructions that access memory. Loads use the I-type instructions and stores use the S-type in-
structions.
2.1.2 RISC-V Extensions
With all these different instruction types, the RISC-V ISA has a rich portfolio of instructions
that do a wide variety of tasks for general-purpose computing. The complete list of instructions and
their functionality is found in [1], Chapter 25. The ISA also allows for modification so that users
4
can add in new extensions as they see fit. These extensions are highly specialized for a specific
application and are implemented using the custom-0 and custom-1 bits that are available for this
purpose. Further modifications are made using the custom-2 and custom-3 bits that will eventually
be used for the RV128I base instructions, however, for this work, only the custom-0 and custom-1
bits are used to implement generic instructions.
Figure 2.2: Base opcodes for the RISC-V ISA [1]
2.2 Rocket Core Architecture
For this work, we use the open-source, RISC-V core named Rocket. Rocket Chip is a System
on Chip (SoC) generator that was originally developed by the University of California, Berkeley and
is now supported by SiFive [3]. The Rocket Chip generator is written in Chisel, which is a hardware
construction language embedded in Scala [6]. Chisel is used to take full advantage of Scala properties
such as object oriented programming and functional programming. The Rocket Chip generator is a
Scala program that invokes the Chisel compiler in order to generate the RTL in Verilog to describe
a complete SoC [7]. It allows the designer a plug and play environment so they can swap out
substantial design components such as cache sizes or an optional floating point unit (FPU) [5]. It
consists of six sub components:
1. Core Generator
2. Cache Generator





The Rocket Chip Generator allows for two different cores to be used: the Rocket core which is a
five-stage in-order scalar core or the Berkeley Out-of-Order (BOOM) core. Both cores support the
RV64G ISA and the Rocket core also supports the RV32G ISA. The cache generator allows for a
family of caches with configurable sizes, associativities and replacement policies to be created. The
RoCC coprocessor generator will be explained in more detail in Section 2.2.1, but in summary, it
allows an interface for designers to create their own loosely coupled accelerators. The Tile and
TileLink Generator creates cache-coherent tiles and networks for the these agents as well as the
associated cache controllers. Finally, the peripherals are generators for AMBA-compatible buses [5].
For this work, a very simple configuration is selected. The main key components of this
configuration include, a 32-bit Rocket Core, a multiply and divide unit, a 16 KB data cache, and a
4 KB instruction cache.
2.2.1 RoCC Interface
The Rocket Custom Coprocessor (RoCC) interface allows the user to create their own decou-
pled custom coprocessor for specific applications [5]. The Rocket core and the attached coprocessor
communicate through command and response interfaces. These commands are stored into queues
and wait until either the accelerator or the core is ready to receive the data. These commands
are instructions executed by the Rocket core and can include values in up to two integer registers
(e.g. rs1 and rs2 for R-type instructions). Commands can also only write into one register. The
coprocessor shares the Rocket core’s data cache and page table walker and is allowed to interrupt
the core so these coprocessors are constructed to use a page-based virtual memory system.
The RoCC interface aims to solve a similar problem as the TIGRA interface. The difference
between these two interfaces is the latency. [2] performed a latency study that showed that reading
from the RoCC interface always incurred a penalty of 4-5 clock cycles. To show this latency, first,
[2] retrives the resultant data from the coprocessor and stores it in a register. Immediately after, [2]
uses it in an addi instruction, which is an instruction that is part of the RISC-V ISA. In addition
to using the retrieved data immediately, [2] interleaves a nop instruction in an effort to hide the
latency. The idea behind using a number of nop instructions is to show some other computation
that has no dependence on the data from the coprocessor. Regardless of how many nop instructions
are used, there is always a latency penalty of 4-5 clock cycles.
One potential reason why this latency penalty exists is because of the location of the RoCC
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Figure 2.3: The location of the RoCC Interface in the Rocket pipeline [2]
interface in the Rocket pipeline as seen in Figure 2.3. The RoCC interface first receives custom
instructions in its command router in the WB stage of the pipeline [2]. From there, the command
router then selects the custom coprocessor to forward the custom instruction. This is an extra step
that is needed before the instruction is processed. The other reason why the latency penalty exists
is because of how the core handles the write-back of data that is coming from the RoCC interface
[2]. The core preempts the writing of the data from the interface in favor of the write in the register
file of the instruction that is currently in the WB stage. This means that data coming back from
the RoCC interface needs to wait until a “non-writing” instruction is present in the WB stage.
The TIGRA interface does not incur a latency penalty. Because it is a tightly coupled
accelerator interface, the designer uses their own custom instructions that uses their custom logic
as if it is part of the original pipeline. We do not use any additional steps to write data back from




In this chapter, we explore a few other designs that are similar to the TIGRA interface.
These designs include decoupled accelerators and tightly coupled accelerators. The decoupled accel-
erators shown here have a latency penalty to their design while the tightly coupled accelerators are
very specific to their applications and do not offer room for flexibility.
3.1 Decoupled Accelerators
Decoupled accelerators have an interface that separates the accelerator from the core archi-
tecture. The value in having one interface is that it allows users to easily implement many different
accelerators or co-processors that interact with the core. The RoCC interface is exactly this and has
been used for many different applications. [2] uses the RoCC interface to create a block-cipher co-
processor which performs an AES-128 encryption in 45 clock cycles, meaning the co-processor takes
in a 128-bit key and correctly encrypts data. The entire operation of the coprocessor including the
reading and writing through the RoCC interface takes 48 clock cycles, showing the latency penalty
that occurs when using this interface. These results were verified via simulation.
[8] developes an accelerator for digital signal processing applications that performs addition,
multiplication, and linear combination. [8] shows that the energy consumption of the accelerator
was reduced by 40-50× with respect to the software execution and achieves a speed-up of up to 100×
over the software implementation depending on the image size. Similarly, [9] creates an accelerator
with the RoCC interface for decimal computation and yields about a 2.3× speedup with their
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software-hardware co-design implementation.
3.2 Tightly Coupled Accelerators
Tightly coupled accelerators are advantageous because they do not introduce any additional
latency. Designers can make very custom changes to best exploit the hardware for their application.
However, the disadvantage of using a tightly coupled accelerator is that because these accelerators
are application specific, they are not easily swapped out like the decoupled accelerators can be. Some
tightly coupled accelerators may require specific modifications to the core pipeline that may not be
needed for other applications. This is not very flexible as it puts a heavy burden on the designer to
understand both the core and the application thoroughly to make the necessary modifications.
[10] implements and integrates a posit processing unit into the Rocket chip generator. This
PPU replaces the FPU and successfully supports the single precision and double precision floating
point extensions. [11] develops ten bit manipulation instructions in an accelerator named BitALU.
The BitALU is another component in the execute stage of the pipeline, similar to the ALU. It
does not impact the critical path of the Rocket core. Similarly, [12] creates five new instructions
for accelerating the HEVC Deblocking Filter and achieves an 11.6% improvement. In this work,
instead of creating an entirely new unit like [10] and [11], [12] implements a new 128-bit register
file in addition to the new instructions to accommodate the large data size needed to accelerate
the algorithm. The new instructions replace the frequently used sequences and functions of the
algorithm and uses the new register file to achieve the 11.6% improvement.
3.3 Summary
Decoupled accelerators offer flexibility but add overhead to the overall execution time of the
application. Tightly coupled accelerators eliminate this overhead; however, their design requires in-
depth knowledge of the RISC-V ISA and the RISC-V core in order for it to be implemented properly.
TIGRA is a generic interface that allows for tightly coupled accelerators to be implemented only
requiring the designer to have detailed knowledge about their application.
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Chapter 4
Research Design and Methods
This chapter explores the design methodology behind implementing TIGRA. We first explore
the high level design of TIGRA and how the interface works with the existing Rocket core pipeline.
Next, we modify code in Chisel to first generate the Verilog code for the core. We then further
modify code in Verilog to complete the design of the core. Finally, in order to test the custom
instructions that are used with the TIGRA interface, we update the RISC-V GNU toolchain. All
code listings are in Appendix A.
4.1 Design of TIGRA
This section provides a high-level design of the TIGRA interface. This section details the
signal names and their purposes, the RISC-V instruction type used with TIGRA, and how to encode
the instruction.
TIGRA is an interface that allows the designer to create their own tightly coupled interface
using generic instructions. As mentioned in Chapter 3, a tightly coupled accelerator is advantageous
because the designer makes very specific changes to best exploit the hardware; however, this makes
the design inflexible. Tightly coupled accelerators are frequently intended for one application; there-
fore, the developed instructions are specific for only that application and cannot be reused. The
advantage of using TIGRA is that the interface allows for synchronization with the core pipeline,
and the instructions used to interface with the accelerator are generic enough that they follow the
same format as a RISC-V, R-type instruction.
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Figure 4.1: A RISC-V R-type instruction format [1]
The TIGRA interface has seven signals that the designer must use to interface between the
core and their custom logic. These signals are: insn, rs1, rs2, rd, out valid, and valid. There are
also clock and reset signals.
The insn signal is the currently executing instruction. It follows an R-type instruction
format; rs1 and rs2 are the decoded register values from the instruction and rd is the decoded
destination register. We see in Figure 4.1 the value for the rs1 register stored in bits 19-15, the
value for the rs2 register stored in bits 24-20, and the value stored for the rd register stored in bits
11-7. Before the accelerator processes the custom instruction, the valid bit must be high to indicate
there are no issues from earlier stages such as a stall in the pipeline or an invalid decoded instruction.
The valid signal states that the data on rs1 and rs2 are the correct data and ready to be processed.
Once the custom logic finishes its work, the out valid signal goes high to show that the data
is correct and ready to be written back. At this point, the write-back stage of the pipeline takes the
data computed by the accelerator and store it in the rd register.
There may be instances where the designer develops an instruction that does not need to
write back to the destination register. An example of this instruction would be a store instruction.
When this occurs, the behavior of the instruction is similar to a NOP instruction where the desti-
nation register is set to register 0. Alternatively, the designer can decide to place a unique value
in the destination register to verify the instruction executed correctly. Once the instruction finishes
its execution, then the actual value in the rd register is compared to the expected value to verify
that the custom logic behaves correctly. This method is used for one of the test applications, AES,
detailed in Section 5.3.1.
Instructions that use the TIGRA interface have the major opcode 0b0001011 or 0b0101011.
These major opcodes are reserved for custom instructions and guaranteed to not have any issues with
further RISC-V instruction sets such as 128-bit instructions as noted in Figure 2.2. The funct3 and
funct7 fields are available for the designer to differentiate different functionality within the custom
logic.
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4.2 Modification in Chisel
This section details the modifications that we make in Chisel to implement TIGRA in
Rocket. Note that we use SCALA to reference the file path, ROCKETCHIP/src/main/scala/ in the
rocket-chip repository, which contains the scala source code. The SCALA/rocket subfolder con-
tains all of the files that are pertinent to the core. The surrounding subfolders are other units that
support the core such as SCALA/amba or SCALA/jtag. ROCKETCHIP refers to the file path where the
rocket-chip repository is downloaded. Details on how to download source code for the Rocket core
are found in Appendix B.
4.2.1 Rocket Core Configuration
Chisel is a hardware construction language that generates the RTL to implement the Rocket
chip. We first download the repository for the Rocket Chip Generator, compile the code, and run
emulation on it to ensure that all RISC-V tests pass properly before any modifications can be made.
The Rocket chip is flexible and the designer selects from a number of pre-made configurations
specified in SCALA/system/Configs.scala to generate the Verilog code to compile. We select
TinyConfig which implements a TinyCore, a 32-bit processor with no floating point unit, no virtual
memory, and no branch target buffer unit. The TinyCore has a multiply and divide unit, a 16 Kb
data cache and a 4 Kb instruction cache. We select this configuration because it is the simplest.
Further details on downloading code through emulation are found in Appendix B.
4.2.2 Code Generation
We then identify the files to modify in order to implement TIGRA. After generating the
Verilog code, we see that the main Verilog file for TinyConfig is already over 160,000 lines of code;
therefore, we write the code for TIGRA in Chisel first and take advantage of the generator handling
the details that are abstracted out by writing in a higher-level language. Rather than meticulously
reading through Chisel or Verilog we view the architecture through FPGA tools, specifically a Netlist
Viewer. For this work, we use Xilinx’s Vivado Design Suite. Instructions on how to create a project
are found in Appendix C.
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Figure 4.2: An example Rocket system generated from the Rocket generator [3]
4.2.3 Netlist Viewer
Upon inspection of the Netlist Viewer in Vivado, we find that the Rocket core is a sub-unit
four levels deep from the top-most level unit. The top-most level unit is called ExampleRocketSystem.
The entire system includes many parts of an SoC (System on Chip) including a memory system,
an MMIO (Memory-Mapped Input/Output) subsystem, and a DMA (Direct Memory Access) sub-
system. The ExampleRocketSystem instantiates a TilePRCIDomain unit. This unit implements the
translation lookaside buffers (TLBs) and synchronization units. This level is where a RocketTile is
placed. RocketTile instantiates a RocketCore which contains the code we modified to implement
TIGRA. Alongside the core is a PTW (Page Table Walker), an L1 instruction cache, and an L1 data
cache. Figure 4.2 shows an example Rocket system.
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4.2.4 TIGRA Implementation in Scala
One construct of interest in the Rocket core is the SCIE which stands for Simple Custom
Instruction Extension. This construct was partially created but never fully implemented by the
creators of Rocket. The SCIE allows the designer to use two source registers and one destination
register for a custom instruction using the custom0 or custom1 opcodes. It has a separate decoder
so that the designer specifies a pipelined or unpipelined version of their instruction. However, it
appears incomplete because no mechanism exists for stalling the processor if the instruction takes
multiple clock cycles to finish executing before writing back to memory. When using the SCIE in
the Rocket core, we import the scie package from SCALA/scie. We model our implementation after
the SCIE and create the SCALA/tigra directory and the Tigra.scala file for this interface.
Listing 1 shows the TIGRA decoder portion of the interface. Line 1 creates a new package for
our interface called tigra and lines 3-5 import necessary Chisel packages to implement the interface.
We first declare a Tigra object in lines 7-9 and only allow certain opcodes for the instruction. As
previously described in Section 4.1, only the major opcodes 0b0001011 or 0b0101011 will be decoded
as TIGRA instructions. We also specify a default iLen which refers to the instruction length. This
value can be either 32 or 64 depending on if the designer wants to use RV32 or RV64, respectively.
Lines 12-38 create a decoder for TIGRA which is needed in the instruction decode phase
of the core. The decoder takes in the instruction and if it matches the TIGRA opcode, will set the
pipelined output to 1. The TigraDecoder extends, or inherits, from the BlackBox class. This
extension will create a new file named TigraDecoder.v as shown in line 20, and will populate it
with the contents of the setInline() function in lines 22-36.
Listing 2 details the remaining implementation of the TIGRA interface. Lines 40-49 create
a new class named TigraInterface and sets up the inputs and outputs as described in Section 4.1.
Finally, the last class in lines 51-90 generate a new Verilog file named Tigra.v and writes out the
inputs and outputs the designer can use to insert their custom logic. The code that will be populated
in the Tigra.v file is example code that is intended to be replaced.
4.2.5 Configuration
Similar to how TinyConfig is a pre-made Rocket core configuration, we develop a new con-
figuration specific for TIGRA. We start by making a parameter, useTIGRA, the designer toggles to
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use the TIGRA interface. We add this parameter to the CoreParams structure in
SCALA/tile/Core.scala and initially set it to false to prevent the Rocket core from instantiat-
ing TIGRA for other configurations that do not use it. We create a new Core configuration in
SCALA/subsystem/Configs.scala and model it after the TinyCore. We set the useTIGRA param-
eter to true, enabling the TIGRA interface, and name the new core TigraCore. We then modify
SCALA/system/Configs.scala to create a new configuration named TigraConfig, modeled after
TinyConfig which we used previously.
4.2.6 Integrating TIGRA in the Rocket Core
4.2.6.1 Decode Stage
We instantiate the TIGRA interface in the Rocket core and begin by making changes to the
instruction decode stage of the pipeline. This change is made in SCALA/rocket/IDecode.scala.
Listing 3 shows a portion of the control signals structure, IntCtrlSigs and the addition of a boolean
named tigra. These control signals are used in later stages in the Rocket core to properly route the
instructions to the correct functional units for execution. The tigra boolean is set when a TIGRA
instruction has been fetched properly from the instruction buffer. We create a TigraDecode class
that sets up other control signals necessary for the instruction to execute properly. Listing 3 shows
how the configuration is modeled after the SCIEDecode class.
We next instantiate TIGRA in the Rocket core. This instantiation takes place inside
SCALA/rocket/RocketCore.scala. We first import the TIGRA package and continue modeling
the modifications after the SCIE. Listing 4 shows the new TigraDecode class in the decode table
so that when an instruction is fetched, it is properly decoded as a TIGRA instruction. We create
a new module named id tigra decoder which will be created if the useTIGRA parameter is set to
true. This decoder is the new module that we created in Listing 1.
4.2.6.2 Execute Stage
In the execute stage, we modify what controls the valid input to TIGRA, shown in Listing
5. TIGRA is valid if the following three conditions are met:
• the valid bit from the execute register, ex reg valid, is high
• a TIGRA instruction has been decoded
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• the useTIGRA parameter is set to true
The ex reg valid signal is high when the instruction is valid, there are no interrupts, there are
no stalls in the pipeline, there are no instruction replays, and there are no branch mispredictions.
A TIGRA instruction is decoded when the instruction matches the correct major opcode and the
useTIGRA parameter is set to true. The user sets the useTIGRA parameter to true to use the TIGRA
interface or uses the pre-defined configuration, TigraConfig, referenced in Section 4.2.5. Once these
conditions are met, the custom logic executes based upon insn, rs1, and rs2.
4.2.6.3 Memory Stage
After the execute stage of the pipeline, we enter the memory stage where we need to set up
additional signals to properly write back the results from TIGRA in the next stage. Listing 6 shows
the additional code that was added to the existing memory stage. First, we create new mem tigra
signals that is set to the respective execute stage’s signals. One signal is mem tigra pipelined which
indicates that the TIGRA instruction is now going through the memory stage. The other signal is
mem tigra out valid which is set by the TIGRA interface to show if the instruction has completed
and the output data is valid. These signals are needed in the writeback stage to determine if TIGRA
data should be written back to the register file.
The next signal we update is the mem reg wdata signal. This signal holds the data that
will be written back to a register in the register file. We only want data to be written back from
TIGRA when the TIGRA instruction has completed. Otherwise, the data that should be written
back should come from the ALU. The TIGRA output data comes from tigra.io.rd and setting
it to mem reg wdata here ensures that data is written correctly for a single clock cycle instruction.
For a multi clock cycle instruction, mem reg wdata is set outside of the elsewhen block. If TIGRA
needs to stall, then ex pc valid will drop to 0 after the first clock cycle and remain 0 until the
TIGRA instruction has completed. We do this additional write to mem reg wdata because the first
write to this register for a multi clock cycle TIGRA instruction is not guaranteed to be correct.
Writing to this register outside of the elsewhen block ensures that the completed result is stored
correctly so that it will be written back to a register in the register file. The mem reg wdata and
mem tigra out valid signals are updated only when the TIGRA instruction has completed.
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4.2.6.4 Writeback Stage
Listing 7 shows two modifications in the writeback stage of the pipeline to accommo-
date TIGRA. The first modification is to the wb reg valid signal where it will also be set high
if the TIGRA instruction has completed executing, noted by mem tigra out valid, and the cur-
rent instruction in the memory stage is a TIGRA instruction, noted by mem ctrl.tigra. When
wb reg valid is high, it will trigger a register write and the data that is in wb reg wdata will be
written to a register. wb reg wdata will get its data from mem reg wdata when the current instruc-
tion in the memory stage is a TIGRA instruction and the output is valid. Similar to the memory
stage, this is done to ensure that the completed result from TIGRA is written to the register file.
Finally, we stall the pipeline in the decode stage if TIGRA has not completed yet. This stall is
done in the decode stage to prevent additional instructions to be sent to the execute stage while the
current instruction in the execute stage is a TIGRA instruction. While this stall will block future
instructions from executing, it allows currently executing instructions in the memory stage or the
writeback stage to complete. Stalling in the decode stage stalls future stages in the pipeline. We set
an extra condition for the ctrl stalld value shown in Listing 8.
4.2.7 Regenerating Code
We regenerate the Verilog code following the steps in Appendix B, Section B.4. We view the
Rocket core in the Netlist Viewer of Vivado and see that TIGRA was created successfully inside the
Rocket core. With the majority of the work completed in Chisel, we make modifications in Verilog
to lift the TIGRA interface outside of the core and make additional ports as needed to handle the
logic for the inputs and outputs. Figure 4.3 shows the TIGRA interface. Figure 4.4 shows the high
level design of where the TIGRA interface fits on the Rocket chip.
4.3 Modification in Verilog
To finish the design of the TIGRA interface, we pull this interface out of the Rocket core
and place it onto the ExampleRocketSystem. Figure 4.5 shows a high-level diagram of where this
interface is placed.
Listing 9 shows the first modification we make at the RocketCore level. We remove the
instantiation of the TIGRA interface and create new input and output ports for the Rocket core
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IF ID EXE WBMEM
TIGRA






IF ID EXE WBMEM
TIGRA
Figure 4.5: The high level design of TIGRA outside of the Rocket core at the system level
definition. The inputs for the TIGRA interface become outputs for the Rocket core, and the outputs
become the inputs. These ports are created and retain the same naming convention as the TIGRA
interface but prefixed with tigra core to show how the ports relate to each other at the next level.
The original signal names were prefixed with tigra and these signals are replaced with the new
signals.
We repeat this process in RocketTile where we create new input and output ports. These
ports are prefixed with core domain tile . We map the tigra core signals to the
core domain tile signals. This modification is shown in Listing 10. We similarly do the same
for the TilePRCIDomain unit where we map the core domain tile to tile prci signals, shown
in Listing 11. We want the TIGRA interface to be in the ExampleRocketSystem therefore we
instantiate the interface here and create wires to link it to TilePRCIDomain. These wires are prefixed
with prci top . We map the tile prci signals to the prci top signals. We map the prci top














































































Figure 4.6: A portion of the TIGRA interface shown in the Netlist Viewer in Vivado
4.4 Summary
We identify and make modifications in Chisel in the decode unit and the Rocket core to
implement TIGRA. We develop a new package to implement the TIGRA interface and integrate
it into the Rocket code base. After generating the Verilog files from the Chisel files, we manually
lift the TIGRA interface out of the Rocket core, implementing extra input and output ports as





This chapter details how we verify the correctness of TIGRA. TIGRA is considered to be
correct if it does not add any additional latency in executing single cycle or multi-cycle instructions.
TIGRA instructions must perform correctly and accurately. TIGRA’s value is in the hardware
designer’s ability to quickly swap out different applications to use with the interface. In this chapter,
we first discuss the original RISC-V tests that must pass with the new modifications. We next discuss
the different test cases used to verify TIGRA. We then discuss how to create new RISC-V tests to
test our applications properly. Finally, we discuss the results of our test cases.
5.1 Emulator Binary
Before the Verilog modifications are made, it is useful to run emulation with TIGRA in
the Rocket core to ensure that this new unit does not break any existing functionality. Running
emulation can be done by following the steps in Appendix B.2. This step will take all the scala
files to generate a new emulator binary and run all the RISC-V benchmark tests. These benchmark
tests test each RISC-V instruction for correct behavior. After modifications are made in Verilog to
lift TIGRA out of the core, we can simply make run again in the $ROCKETCHIP/emulator folder and
the modified Verilog files will be used to create the new emulator binary. This command will also
rerun all RISC-V benchmark tests.
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5.2 RISC-V Benchmark Tests
The RISC-V benchmark tests are part of rocket-tools repository and are created as part
of the tool setup detailed in Appendix B.1.1. It is recommended that all tests pass whenever any
changes are made to the Rocket core. These tests simply test the functionality of each instruction to
ensure its correctness. The tests are divided into folders based upon the which ISA is being tested:
RV32I or RV64I. The tests that we are most interested in are in the rv64ui folder. A large amount
of the R-type instructions are saved here, and we can model our TIGRA instructions after these
tests. Each test file tests one instruction therefore we can leverage the testing setup for our tests.
The rv64ui tests test the RV64I ISA at the user-level and only contain integer instructions [13].
There is also a rv32ui folder that is a subset of the rv64ui tests but for the RV32I ISA. Before we
can begin writing tests, we must add our TIGRA instructions to the RISC-V ISA. These instructions
can be found in Appendix D.
5.3 Test Cases
Three different test cases verify TIGRA successfully: AES-128, posit addition, and the
Rocket core’s native ALU. Posit multiplication and division are not tested here because both units
use code proprietary to Xilinx which we do not have access to because we use Verilator to verify
TIGRA. We highlight single cycle instructions with AES and how multiple instructions are needed
to fully encrypt 128 bits. We then show posit addition, a multi-cycle instruction where TIGRA
successfully stalls the pipeline to allow for the full execution of the addition. Finally, we show how




AES stands for Advanced Encryption Standard and was designed by Belgian designers Joan
Daemen and Vincent Rijmen [14]. The algorithm is a block cipher algorithm that takes in a 128-bit
plaintext value, named state, as its input and uses a 128-bit key to encrypt the data. The key sizes
can be 128, 192 or 256 bits long and is what is used to differentiate between the AES variants. For
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this work, we use AES-128. The state goes through multiple rounds of four steps: SubBytes where
each byte of the state array is replaced with another from a lookup table; ShiftRows where the rows
of the state are shifted over a certain number of bytes; MixColumns which is a mixing operation
that operates on the columns of the state; and finally AddRoundKey where each byte of the state
is XOR’d with a byte of the round key [14]. The round key is derived based upon the input key
and the key schedule. The output after the encryption is a 128-bit value. AES is a symmetric key
algorithm meaning that the same key is used for both encryption and decryption.
5.3.1.2 Implementing AES with TIGRA
Understanding the specifics of AES is not necessary in order to implement it with TIGRA.
We need to know the inputs, outputs and expected values. From there, we can creatively use TIGRA
instructions to best facilitate AES.
We use tiny aes from [15] as our custom logic to integrate with TIGRA. TigraConfig is
a 32-bit processor and we have two inputs, state and key that are 128 bits wide. To load these
inputs, we break up each value into four parts that are 32 bits wide. For the state value, we load
state[31:0] into the rs1 register and state[63:32] into the rs2 register. This can be done in one
instruction, tigra1 0. To load the upper 64 bits, we can do the same thing with a second instruc-
tion, tigra1 1. Recall from Appendix D, that the TIGRA instructions are labeled, tigra<custom-
#> <funct3 value> <funct7 value>. For just loading the state value, the value placed in the rd
register will not be useful therefore we can assign a unique value to each instruction’s rd register
simply to see that the instruction completed correctly.
Similar to how the state values are loaded to tiny aes, we can load key values with instruc-
tions tigra1 2 and tigra1 3. When tigra1 3 starts, however, tiny aes will start the encryption.
The tiny aes core will constantly encrypt using the state and key values, therefore we gate the clock
coming into the core so that it only begins the encryption when tigra1 3 starts. The core does not
have any additional outputs to notify the user when encryption has completed, however [15] states
that AES-128 takes 21 clock cycles for the core to output the encrypted state value. Therefore, we
create a counter that counts to 21 and sets TIGRA’s out valid to 1 after it has completed counting.
The out valid signal is set to 0 while the encryption is ongoing.
After tiny aes has completed encryption, we need to read back the data. Again, the output
data will be 128 bits therefore we break up the read into four instructions. Assuming that out data
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Table 5.1: The TIGRA instructions for AES
Instruction Name Minor Opcode Description
tigra1 0 000 Write key[63:0]
tigra1 1 001 Write key[127:64]
tigra1 2 010 Write state[63:0]
tigra1 3 011 Write state[127:64] and begin AES encryption
tigra1 4 100 Read AES output, out data[31:0]
tigra1 5 101 Read AES output, out data[63:32]
tigra1 6 110 Read AES output, out data[95:64]





















Figure 5.1: A high level diagram of tiny aes implemented with TIGRA
refers to the output data from AES, the tigra1 4 instruction will place out data[31:0], the lower
quarter of the AES output, in the rd register. Similarly, tigra1 5 will place out data[63:32],
tigra1 6 will place out data[95:64], and tigra1 7 will place out data[96:127] in the rd register.
For these four instructions, the rs1 and rs2 fields will not be used. Table 5.1 shows a summary of the
AES instructions. Figure 5.1 shows the completed design of tiny aes implemented with TIGRA.
5.3.1.3 Test Design
As mentioned in Section 5.2, to test AES, we leverage the riscv-tests that are part of
the rocket-tools directory. The entry code for initializing the execution environment as well as
the linker script to correctly map the entry section and the main program’s code are part of the
rocket-tools repository. We also leverage the testing macros that are written to test the validity
of each instruction. Listing 13 shows a specific macro that we use to test AES, TEST RR OP. This
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macro has five arguments. The first argument is simply a number meant to identify a given test
case. The second argument is the name of the instruction to be tested. The third argument is the
expected rd value and finally, the fourth and fifth arguments are the rs1 and rs2 values respectively.
To test AES, we want to check that for a given state and key, we get the correct encrypted
value out. The tiny aes source code also came with known values as part of the testbench there-
fore we use these values to test TIGRA’s implementation of AES. The instructions tigra1 0 and
tigra1 1 load in the key value, and we expect some value in the rd register. The instructions
tigra1 2 and tigra1 3 load in the state value and will also have some value in the rd register. Note
that tigra1 3 will start the execution of AES which takes 21 clock cycles while all the previous
instructions take one clock cycle. Even though tigra1 3 will take significantly longer to execute,
we expect that the stall in the pipeline will still result in the correct value being placed in the rd
register when it has completed execution.
After the completion of the loads and the execution of AES, we read back the result from
tiny aes. We write expected values for AES in the rd register for the next four instructions. Because
we are simply reading the result, the rs1 and rs2 registers are not used therefore their values do
not matter. Listing 13 shows one full test scenario; however, a second test scenario is executed but
omitted from this listing. If all instructions return the expected values, then the entire test will
complete with a “PASSED” flag. Otherwise if at any given time an instruction does not return the
expected value, then the test will exit early and complete with a “FAILED” flag.
After the test code has been written, we run the two commands in Listing 14 to generate
the test binary and dump the instructions to a text file. These two commands are modeled after
the commands that are already used to generate all the other test binaries and can be found in the
Makefile for riscv-tests. We modify the command and use the 32 bit RISC-V GCC compiler
instead of the 64 bit version. We specify the general 32 bit architecture as well. We use the ILP32 ABI
which is a the standard integer calling convention only; hardware floating-point calling convention
is not used [16]. We run the objdump command on the AES test binary to see what exactly will be
tested. This step is optional but can be helpful in debugging the actual output against the expected
output.
Listing 15 shows test 2 which is the TEST RR OP macro expanded on line 33 in Listing
13. We see that the program counter is at 0x800000fc and that the first instruction is a LUI or
“load upper immediate”. This instruction is encoded as 0x09cf50b7. Immediately following this
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instruction is a ADDI or “add immediate”. These two instructions together load the lower 32 bits
of the state value, 0x9cf4f3c, into the ra register. The next two instructions load the next 32 bits
of the state value into the sp register. We then execute the tigra1 0 instruction and set the value
of the rd register which in this case is a4. We load the expected value for tigra1 0 by using the
LI or “load immediate” instruction. This expected value is placed into the t2 register. Recall that
the value in the rd register does not matter for these load instructions but a unique value is placed
there to check for proper execution. The gp register is updated and the BNE or “branch not equal”
instruction is called next. If the a4 register and the t2 register do not match each other, then we
branch to the fail portion of the assembly where we exit from the test. If the two values in the
registers match, then we continue with the program execution and move onto the next test case. All
eight of the test cases follow this sequence of instructions.
We use the emulator binary we created before to test this AES binary. We run the following
command in ROCKETCHIP/emulator:
./emulator-freechips.rocketchip.system-freechips.rocketchip.system.TigraConfig-debug




This command will call the emulator binary for TigraConfig and time out after a certain
number of cycles. With the verbose flag, we can generate additional output files that help with
debugging including a .vcd file that will be used with gtkwave to view the waveform and a *.out
file which is a detailed text file that shows the cycle by cycle dump of the writeback stage of the
pipeline. We run the emulator on the AES binary, rv32ui-p-aes, which we copied over from the
rocket-tools directory into ROCKETCHIP/emulator/output.
5.3.1.4 Test Results
After we run the test, we see in Listing 17 that the entire test passed. This means that all
actual values match expected values. We continue to view the waveform and inspect each instruction.
Figure 5.2 shows the execution of tigra1 0 and tigra1 1. The rs1 value and the rs2 value set
the bottom half of the key when tigra1 0 executes. Similarly, tigra1 1 sets the top half of the
key. The break between tigra1 0 and tigra1 1 represents five clock cycles. During this time, the
pipeline loads the expected value, compares it against the actual value in rd, and continues to load
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Figure 5.2: Simulation results for tigra1 0 and tigra1 1 showing writes to each half of the key
the next values into rs1 and rs2 for tigra1 1 because the actual value matches the expected value.
Figure 5.3 shows the execution tigra1 2 and the beginning of tigra1 3. tigra1 2 sets the
bottom half of state. tigra1 3 sets the top half of state and starts AES. Immediately when tigra1 3
begins, out valid drops to 0 and ctrl stalld goes high. On the next clock cycle, ctrl killx goes
high because of the stall in the decode stage. This shows that we do not have a new, valid instruction
decoded yet. Similarly, ctrl killm follows the next clock cycle and goes high to show that we do
not have a valid instruction for the memory stage yet.
Figure 5.3: Simulation results for tigra1 2 and tigra1 3 showing writes to each half of the state
and triggering AES
Figure 5.4 shows the completion of tigra1 3. The break shows sixteen clock cycles where
tigra1 3 executes and no signal values change. Once encryption finishes, data out has the en-
crypted data and out valid goes high. This change triggers to ctrl stalld to go low again and on
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the next clock cycle, the next instruction will be loaded into the execute stage. ctrl killx will
go low on the next clock cycle showing that the instruction loaded in the execution stage can now
execute. Similarly, ctrl killm will follow and go low indicating that the memory stage has a valid
instruction.
Figure 5.4: Simulation results for tigra1 3 showing the stall in the pipeline and the resulting output
data
We read the result from AES using tigra1 4 through tigra1 5. Figure 5.5 shows the
execution of tigra1 4 and tigra1 5. The instructions execute in one clock cycle and place a
quarter of data out into rd. The tigra1 4 and tigra1 5 instructions together read the bottom
half of the data. The break between tigra1 4 and tigra1 5 represents five clock cycles where the
pipeline again does its comparison between the expected and actual values.
Figure 5.5: Simulation results for tigra1 4 and tigra1 5 showing reads of the bottom half of the
AES output
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Posits are designed to be an alternative to the IEEE 754 floating-point standard [17]. They
have a larger dynamic range and higher accuracy when compared to floats and take less circuitry
than an IEEE float FPU [17]. [10] developed a drop in replacement for the Rocket core’s FPU and
successfully modified the RISC-V ISA test suite to use posit arithmetic on their Posit Processing
Unit (PPU). For this work, we use PACoGen, one of the first open source HDL for posit arithmetic,
and integrate it with TIGRA [18]. We specifically use the posit addition core with TIGRA.
5.3.2.2 Implementing Posit Addition with TIGRA
We use the pipelined version of the posit addition unit that is supplied with PACoGen. We
name this unit PositAdder and it takes in a 32-bit posit with a 6-bit exponent size. Our TigraCore
is a 32-bit processor therefore there is little we need to change to integrate the PositAdder. The
PositAdder has four inputs: clk, in1, in2, and start. We set their inputs to TIGRA’s clock, rs1
and rs2 signals respectively. The start signal will require decoding. We take in the insn signal
from TIGRA and determine if it matches the TIGRA instruction we designate for posit addition,
tigra0 0. This instruction means we are using custom0 and the funct3 value is 0. If the decoded
instruction matches tigra0 0 and the valid bit is high, then we can set the start signal to high. The
wire that accomplishes this is named add start.



















Figure 5.7: A high level diagram of PositAdder implemented with TIGRA
posit addition. We set that signal to TIGRA’s rd output through the wire named add res. The
done signal indicates that the PositAdder has completed execution. It is originally set to 0 and
will be set to 1 when it finishes. We set this done signal to TIGRA’s out valid signal through the
wire named add done. Figure 5.7 shows the completed modifications needed to integrate PositAdder
with TIGRA.
5.3.2.3 Test Design
We design the posit addition test the same way we design the AES test described in Section
5.3.1.3. Listing 18 shows the different ways we use the TEST RR OP macro. We first test two known
RISC-V instructions to ensure that our modifications in TIGRA do not have any effect on the ISA.
We next test tigra0 0 and use known posit representations for our rs1 and rs2 values. We select
0x42100000 which represents the decimal value 18 for rs1 and 0x40C00000 which represents the
decimal value 3 for rs2. We expect the sum to be the decimal value 21, which is represented as
0x42280000. After we execute this instruction, we test one more known RISC-V instruction again
simply to ensure that TIGRA does not affect the rest of the ISA.
Listing 19 shows the commands we use to generate the test binary and dump the instructions
to a text file. Listing 20 shows the test cases for the mul and add, our two known instructions. Posit
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addition is tested in test 4 where it follows the same sequence of instructions that have been used
for all TEST RR OP macros. We first load values into the rs1 and rs2 registers. We then execute
tigra0 0 and store the result in the a4 register. We then load the expected value into register t2
and compare the expected value to the actual value. If the two values in the registers match, then we
continue with the program execution, otherwise we will branch to the fail portion of the assembly.
We use our emulator binary we created for TigraConfig and run it on the posit addition
test binary, rv32ui-p-posits. This command is the same as before for AES and will create a .vcd
file to view the waveform and .out file to view the cycle by cycle dump of the writeback stage.
5.3.2.4 Test Results
We view the .out file that we generate and see in Listing 21 that all tests pass. In the
output file, we see that there are two tigra0 0 instructions written to the file. This is because posit
addition takes multiple clock cycles to finish executing therefore the stall causes two writes in the
writeback stage for this instruction. This can happen, but it’s important to note that we save the
correct answer by the end of the execution. We see this occur in the waveform shown in Figure 5.8.
At the beginning of execution, we save some value into the rd register but because out valid is low,
we know this value to be incorrect. We see at the end of the execution that the correct value is in
rd. This value, highlighted in orange, is 0x4228000 which is the posit representation for the decimal
number 21. The break during tigra0 0’s execution is a two clock cycle break where no signal values
are changing.
Figure 5.8 also shows the add start and add done signals. As we expect, add start goes
high to begin the execution of PositAdder. While the PositAdder computes the sum, out valid is
low which triggers ctrl stalld to go high preventing future instructions from executing. One clock
cycle later, ctrl killx goes high and ctrl killm follows in the next clock cycle. Once the addition
has completed, add done goes high which immediately triggers out valid to go high as well.
Figure 5.9 shows the completion of posit addition. While the load upper immediate (LUI)
instruction is in the execute stage, the rd register’s value moves in mem reg wdata in preparation
for the writeback stage. In the next clock cycle, we write the value to the appropriate register in
the register file.
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Figure 5.8: Simulation results for the beginning of posit addition, tigra0 0
Figure 5.9: The completion of posit addition including the write back to memory
5.3.3 ALU
5.3.3.1 Background
The arithmetic logic unit (ALU) is our last test case. It is responsible for performing
arithmetic operations such as addition and subtraction as well as bitwise operations such as AND
or OR operations. The Rocket core already has a predefined ALU written in Chisel. We generate
the Verilog code when we generate the rest of the Rocket chip, as explained in Section 4.2.2 and use
the Verilog to make our own TIGRA version of the ALU, named AluTigra. We do this comparison
against an already developed module to ensure that TIGRA does not add any additional latency to
its execution.
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5.3.3.2 Implementing the ALU with TIGRA
When we generate the Verilog code for the ALU, we find that the io fn input is what differ-
entiates the instructions. Listing 22 shows the number of bits needed to decode the instruction and
the list of instructions. We pick seven instructions to implement with AluTigra. These instructions
are ADD, XOR, OR, AND, SUB, SRA (shift right arithmetic), and SLT (set less than). For SRA,
the value placed in the rd register is the value in rs1 shifted right by the number of bits specified in
the rs2 register. The sign bit will be replicated to fill in the leftmost bits. For SLT, the rd register is
set to 1 if the value in rs1 is less than the value in rs2. Otherwise, it will be set to 0. We pick these
seven instructions because the RISC-V test suite already contains test cases for these instruction.
All other instructions are either repetitive or they do not exist in the test suite.
In order to use the instructions with AluTigra, we need to further decode the instruction.
Previously for AES and posit addition, we used a major opcode and the minor opcode, funct3 to
differentiate between instructions. The funct3 opcode is only three bits wide, therefore we use the
additional minor opcode, funct7 and decode these bits to determine which instruction AluTigra will
execute. We use custom0 and set funct3 to the value four. We vary the funct7 field to match what
is shown in Listing 22 for each instruction. Table 5.2 shows how the TIGRA instructions match















Figure 5.10: A high level diagram of AluTigra implemented with TIGRA
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Table 5.2: The TIGRA instructions for AluTigra
Instruction Name Minor Opcode RISC-V Instruction
tigra0 4 0000 ADD
tigra0 4 04 0100 XOR
tigra0 4 06 0110 OR
tigra0 4 07 0111 AND
tigra0 4 10 1010 SUB
tigra0 4 11 1011 SRA
tigra0 4 12 1100 SLT
We decode the instruction to determine when AluTigra will execute. AluTigra can only
execute when the valid bit is high, custom0 is part of the major opcode, and the funct3 field is set
to four. We use the bottom four bits of the funct7 field as the input value for io fn. These bits
are bits 28 to 25 of the insn word. We set TIGRA’s rs2 and rs1 to AluTigra’s io in2 and io in1
respectively. AluTigra has two outputs, io out and io adder out. Upon inspection in the Rocket
core, we find that io out is used to write back data to memory. We set this value to our rd register
through the wire named alu out data. All the ALU instructions take one clock cycle to execute
therefore out valid is set to high. Figure 5.10 shows the high level diagram of how we implement
AluTigra.
5.3.3.3 Test Design
We test AluTigra the same way we have tested AES and posit addition. There is no need
to write any new test cases; the ALU instructions already have their own test suite therefore we use
three test cases from each instruction to test with our instructions. Listings 23 and 24 show how we
first test the RISC-V instructions and then test our TIGRA instructions.
Listing 25 shows the commands we use to build our test binary, rv32ui-p-alutigra. List-
ings 26 through 35 show our dump file with our new TIGRA instructions. Our tests follow the same
pattern of loading in values for rs1 and rs2, executing either the RISC-V instruction or the TIGRA
instruction, then comparing the expected value with the actual value. If at any time the two values
do not match, we expect to branch to the fail portion of the assembly and exit the test.
5.3.3.4 Test Results
We run the test and find in the output file that all tests pass. This means that not only
do the original RISC-V instructions produce the expected values but our TIGRA instructions with
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the same functionality also produce the same expected values. Figures 5.11 through 5.17 show the
waveforms that were produced for each instruction. In between each instruction, we indicate a
break. During this break, the pipeline is finishing out the test case by loading in the expected value,
comparing it with the actual, and loading in the next rs2 and rs1 values for the next instruction. We
observe expected behavior for all the AluTigra instructions and note that each instruction takes one
clock cycle to complete. The RISC-V equivalent instructions also take one clock cycle to complete
therefore there is no change in latency when the ALU is implemented with TIGRA.
Figure 5.11: Simulation results for the TIGRA implemented version of the ADD instruction
Figure 5.12: Simulation results for the TIGRA implemented version of the XOR instruction
Figure 5.13: Simulation results for the TIGRA implemented version of the OR instruction
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Figure 5.14: Simulation results for the TIGRA implemented version of the AND instruction
Figure 5.15: Simulation results for the TIGRA implemented version of the SUB instruction
Figure 5.16: Simulation results for the TIGRA implemented version of the SRA instruction
Figure 5.17: Simulation results for the TIGRA implemented version of the SLT instruction
5.4 Summary
We test TIGRA on three applications each with unique characteristics. For AES, we find
that TIGRA can successfully execute both single cycle instructions and multi clock cycle instructions.
We use multiple instructions in order to accommodate the 128 bit inputs and outputs we need to
properly encrypt data using our 32-bit processor. We test TIGRA with posit addition, a multi clock
cycle instruction, and we observe a proper pipeline stall with the correct answer stored properly in
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the register file. Finally, we test TIGRA with the Rocket core’s ALU and note that no added latency
was added by using our interface. All three applications had minor modifications to properly decode
the TIGRA instructions for successful execution of the custom logic.
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Chapter 6
Conclusions and Future Work
6.1 Future Work
There are a number of items that we can implement to further extend this work. The first
item that would be most beneficial is new instruction types. For this work, we implement R-type
instructions only. Other instruction types include I, U, or S instructions, as explained in Section
2.1.1. These instructions can be implemented and will require further modifications inside the Rocket
core. Once this work is completed for the 32-bit core we created, we can expand to 64-bit cores
allowing for larger instructions to execute.
Another item to expand on is implementing more TIGRA instructions. Currently, the
only TIGRA instructions that are implemented in the ISA are the ones that we use to test our
applications. There are 211 possible instructions when taking into account the major and minor
opcodes. These instructions can be implemented as an extension to the RISC-V ISA and will allow
a hardware designer flexibility when selecting instructions for their design. Furthermore, the naming
scheme of the TIGRA instructions is not descriptive enough for a given application. The TIGRA
instructions are labeled as tigra<custom-#> <funct3 value> <funct7 value> as noted in Appendix
D. While these instructions are generic and can easily be reusable for other use cases, reading through
the assembly will not provide any details about the application. Therefore, some kind of aliasing
technique where the hardware designer can create their own name for their instructions but still
apply it to the TIGRA instructions would help make the assembly code be more meaningful.
We can also further extend this work on other RISC-V processors. [19] developed the same
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design for TIGRA for the PicoRV32 processor with similar results where no additional latency
was added. By extending this work to other RISC-V processors, we show how versatile TIGRA is
with different implementations. This will give hardware designers a variety of cores to select from
depending on the tradeoffs of each.
6.2 Conclusion
We develop TIGRA for the Rocket core and handle both single cycle and multi cycle instruc-
tions. We properly stall the pipeline and write the correct result by the time the TIGRA instruction
finishes executing. We create TIGRA instructions so that the RISC-V assembler will recognize our
custom instructions. We successfully implement three custom logic applications and show that no
additional latency is added due to the interface. With this generic interface, a hardware designer
simply needs to understand their application to integrate it into the Rocket core with TIGRA. The
designer no longer needs to know low-level details of the Rocket core, saving them time when testing
their custom logic. This interface will allow for even more rapid prototyping enabling future designs








4 import chisel3.util.{BitPat, HasBlackBoxInline}
5 import chisel3.experimental.fromIntToIntParam
6
7 object Tigra {
8 val opcode = BitPat("b?????????????????????????0?01011")
9 val iLen = 32
10 }
11
12 class TigraDecoderInterface extends Bundle {
13 val insn = Input(UInt(Tigra.iLen.W))
14 val pipelined = Output(Bool())
15 }
16
17 class TigraDecoder extends BlackBox with HasBlackBoxInline {
18 val io = IO(new TigraDecoderInterface)
19 setInline("TigraDecoder.v",
20 s"""
21 |module TigraDecoder (
22 | input [${Tigra.iLen-1}:0] insn,
23 | output pipelined);
24 |
25 | /* This module decodes a Tigra instruction. It permits custom-0 or custom-1
26 | major opcodes as pipelined instructions.
27 | */
28 |
29 | wire [6:0] decoded_insn = insn[6:0];




Listing 1: The partial Scala file for the TIGRA decoder used in the interface
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36 class TigraInterface(xLen: Int) extends Bundle {
37 val clock = Input(Clock())
38 val valid = Input(Bool())
39 val insn = Input(UInt(Tigra.iLen.W))
40 val rs1 = Input(UInt(xLen.W))
41 val rs2 = Input(UInt(xLen.W))
42 val reset = Input(Reset())
43 val rd = Output(UInt(xLen.W))
44 val out_valid = Output(Bool())
45 }
46
47 class Tigra(xLen: Int) extends BlackBox(Map("XLEN" -> xLen)) with HasBlackBoxInline {




52 |module Tigra #(parameter XLEN = 32) (
53 | input clock,
54 | input valid,
55 | input [${Tigra.iLen-1}:0] insn,
56 | input [XLEN-1:0] rs1,
57 | input [XLEN-1:0] rs2,
58 | input reset,
59 | output [XLEN-1:0] rd,
60 | output out_valid);
61 |
62 |// Placeholder code
63 |reg[XLEN-1:0] temp;
64 |reg temp_valid;
65 |always @ (posedge clock) begin
66 | if (valid) begin
67 | temp <= rs1 + rs2;
68 | temp_valid <= 1;
69 | end
70 | else begin
71 | temp <= temp;




76 |assign rd = temp;




Listing 2: The remaining implementation of the TIGRA interface
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20 class IntCtrlSigs extends Bundle {
21 val legal = Bool()
22 val fp = Bool()
23 val rocc = Bool()
24 val branch = Bool()
25 val jal = Bool()
26 val jalr = Bool()
27 val rxs2 = Bool()
28 val rxs1 = Bool()
29 val scie = Bool()
30 val tigra = Bool()
31 val sel_alu2 = Bits(width = A2_X.getWidth)
32 val sel_alu1 = Bits(width = A1_X.getWidth)
33 val sel_imm = Bits(width = IMM_X.getWidth)
400 class SCIEDecode(implicit val p: Parameters) extends DecodeConstants
401 {
402 val table: Array[(BitPat, List[BitPat])] = Array(
403 // scie
404 // |




408 class TigraDecode(implicit val p: Parameters) extends DecodeConstants
409 {
410 val table: Array[(BitPat, List[BitPat])] = Array(
411 // tigra
412 // |
413 Tigra.opcode-> List(Y,N,N,N,N,N,Y,Y,N,Y,A2_ZERO,A1_RS1, IMM_X, DW_XPR,FN_X, N,M_X,
N,N,N,N,N,N,Y,CSR.N,N,N,N,N))↪→
414 }
Listing 3: Updating the Instruction Decode unit with the TIGRA boolean and decode unit
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178 val decode_table = {
179 require(!usingRoCC || !rocketParams.useSCIE)
180 (if (usingMulDiv) new MDecode(pipelinedMul) +: (xLen > 32).option(new
M64Decode(pipelinedMul)).toSeq else Nil) ++:↪→
181 (if (usingAtomics) new ADecode +: (xLen > 32).option(new A64Decode).toSeq else Nil) ++:
182 (if (fLen >= 32) new FDecode +: (xLen > 32).option(new F64Decode).toSeq else Nil) ++:
183 (if (fLen >= 64) new DDecode +: (xLen > 32).option(new D64Decode).toSeq else Nil) ++:
184 (if (minFLen == 16) new HDecode +: (xLen > 32).option(new H64Decode).toSeq ++: (fLen >=
64).option(new HDDecode).toSeq else Nil) ++:↪→
185 (usingRoCC.option(new RoCCDecode)) ++:
186 (rocketParams.useSCIE.option(new SCIEDecode)) ++:
187 (rocketParams.useTIGRA.option(new TigraDecode)) ++:
188 (if (xLen == 32) new I32Decode else new I64Decode) +:
189 (usingVM.option(new SVMDecode)) ++:
190 (usingSupervisor.option(new SDecode)) ++:
191 (usingDebug.option(new DebugDecode)) ++:
192 (usingNMI.option(new NMIDecode)) ++:
193 Seq(new FenceIDecode(tile.dcache.flushOnFenceI)) ++:
194 coreParams.haveCFlush.option(new CFlushDecode(tile.dcache.canSupportCFlushLine)) ++:
195 Seq(new IDecode)
196 } flatMap(_.table)
308 val id_tigra_decoder = if (!rocketParams.useTIGRA) Wire(new TigraDecoderInterface) else {
309 val td = Module(new TigraDecoder)
310 td.io.insn := id_raw_inst(0)
311 td.io
312 }
Listing 4: Instantiation of the TIGRA decoder in RocketCore.scala
426 /* New TIGRA interface added */
427 val tigra = Module(new Tigra(xLen))
428 tigra.io.clock := Module.clock
429 tigra.io.valid := ex_reg_valid && ex_tigra_pipelined
430 tigra.io.insn := ex_reg_inst
431 tigra.io.rs1 := ex_rs(0)
432 tigra.io.rs2 := ex_rs(1)
433 tigra.io.reset := reset
Listing 5: Instantiation of TIGRA in RocketCore.scala
44
560 when (mem_reg_valid && mem_reg_flush_pipe) {
561 mem_reg_sfence := false
562 }.elsewhen (ex_pc_valid) {
563 mem_ctrl := ex_ctrl
564 mem_scie_unpipelined := ex_scie_unpipelined
565 mem_scie_pipelined := ex_scie_pipelined
566 mem_tigra_pipelined := ex_tigra_pipelined
567 mem_tigra_out_valid := tigra.io.out_valid
568 mem_reg_rvc := ex_reg_rvc
569 mem_reg_load := ex_ctrl.mem && isRead(ex_ctrl.mem_cmd)
570 mem_reg_store := ex_ctrl.mem && isWrite(ex_ctrl.mem_cmd)
571 mem_reg_sfence := ex_sfence
572 mem_reg_btb_resp := ex_reg_btb_resp
573 mem_reg_flush_pipe := ex_reg_flush_pipe
574 mem_reg_slow_bypass := ex_slow_bypass
575 mem_reg_wphit := ex_reg_wphit
576
577 mem_reg_cause := ex_cause
578 mem_reg_inst := ex_reg_inst
579 mem_reg_raw_inst := ex_reg_raw_inst
580 mem_reg_mem_size := ex_reg_mem_size
581 mem_reg_pc := ex_reg_pc
582 mem_reg_wdata := Mux(ex_tigra_pipelined && tigra.io.out_valid, tigra.io.rd, alu.io.out)
583 mem_br_taken := alu.io.cmp_out
584
585 when (ex_ctrl.rxs2 && (ex_ctrl.mem || ex_ctrl.rocc || ex_sfence)) {
586 val size = Mux(ex_ctrl.rocc, log2Ceil(xLen/8).U, ex_reg_mem_size)
587 mem_reg_rs2 := new StoreGen(size, 0.U, ex_rs(1), coreDataBytes).data
588 }
589 when (ex_ctrl.jalr && csr.io.status.debug) {
590 // flush I£ on D-mode JALR to effect uncached fetch without D£ flush
591 mem_ctrl.fence_i := true
592 mem_reg_flush_pipe := true
593 }
594 }.elsewhen(ex_tigra_pipelined && tigra.io.out_valid) {
595 mem_reg_wdata := tigra.io.rd
596 mem_tigra_out_valid := tigra.io.out_valid
597 }
Listing 6: Updating the memory stage of the pipeline with TIGRA signals
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624 // writeback stage
625 wb_reg_valid := !ctrl_killm || (mem_tigra_out_valid && mem_ctrl.tigra)
626 wb_reg_replay := replay_mem && !take_pc_wb
627 wb_reg_xcpt := mem_xcpt && !take_pc_wb
628 wb_reg_flush_pipe := !ctrl_killm && mem_reg_flush_pipe
629 when (mem_pc_valid) {
630 wb_ctrl := mem_ctrl
631 wb_reg_sfence := mem_reg_sfence
632 wb_reg_wdata := Mux(!mem_reg_xcpt && mem_ctrl.fp && mem_ctrl.wxd, io.fpu.toint_data,
mem_int_wdata)↪→
633 when (mem_ctrl.rocc || mem_reg_sfence) {
634 wb_reg_rs2 := mem_reg_rs2
635 }
636 wb_reg_cause := mem_cause
637 wb_reg_inst := mem_reg_inst
638 wb_reg_raw_inst := mem_reg_raw_inst
639 wb_reg_mem_size := mem_reg_mem_size
640 wb_reg_pc := mem_reg_pc
641 wb_reg_wphit := mem_reg_wphit | bpu.io.bpwatch.map { bpw => (bpw.rvalid(0) && mem_reg_load) ||
(bpw.wvalid(0) && mem_reg_store) }↪→
642
643 }.elsewhen(mem_tigra_pipelined && mem_tigra_out_valid) {
644 wb_reg_wdata := mem_reg_wdata
645 }
Listing 7: Setting the writeback register of the Rocket core
805 val ctrl_stalld =
806 id_ex_hazard || id_mem_hazard || id_wb_hazard || id_sboard_hazard ||
807 csr.io.singleStep && (ex_reg_valid || mem_reg_valid || wb_reg_valid) ||
808 id_csr_en && csr.io.decode(0).fp_csr && !io.fpu.fcsr_rdy ||
809 id_ctrl.fp && id_stall_fpu ||
810 id_ctrl.mem && dcache_blocked || // reduce activity during D£ misses
811 id_ctrl.rocc && rocc_blocked || // reduce activity while RoCC is busy
812 id_ctrl.div && (!(div.io.req.ready || (div.io.resp.valid && !wb_wxd)) || div.io.req.valid) || //
reduce odds of replay↪→







Listing 8: Stalling the pipeline if TIGRA has not completed
46
87353 /* Create new input/output ports at the Core level */
87354 output tigra_core_clock,
87355 output tigra_core_valid,
87356 output [31:0] tigra_core_insn,
87357 output [31:0] tigra_core_rs1,
87358 output [31:0] tigra_core_rs2,
87359 output tigra_core_reset,
87360 input [31:0] tigra_core_rd,
87361 input tigra_core_out_valid









Listing 9: Portions of the generated Verilog that shows new inputs and outputs for RocketCore
89396 /* Create new input/output ports at the RocketTile level */
89397 output core_domain_tile_clock,
89398 output core_domain_tile_valid,
89399 output [31:0] core_domain_tile_insn,
89400 output [31:0] core_domain_tile_rs1,
89401 output [31:0] core_domain_tile_rs2,
89402 output core_domain_tile_reset,
89403 input [31:0] core_domain_tile_rd,
89404 input core_domain_tile_out_valid









Listing 10: Portions of the generated Verilog that shows new inputs and outputs for RocketTile
47
95991 /* Create new inputs/outputs for TilePRCIDomain */
95992 output tile_prci_clock,
95993 output tile_prci_valid,
95994 output [31:0] tile_prci_insn,
95995 output [31:0] tile_prci_rs1,
95996 output [31:0] tile_prci_rs2,
95997 output tile_prci_reset,
95998 input [31:0] tile_prci_rd,
95999 input tile_prci_out_valid









Listing 11: Portions of the generated Verilog that shows new inputs and outputs for TilePRCIDomain
127075 /* New wires for TIGRA at ExampleRocketSystem level */
127076 wire prci_top_clock;
127077 wire prci_top_valid;
127078 wire [31:0] prci_top_insn;
127079 wire [31:0] prci_top_rs1;
127080 wire [31:0] prci_top_rs2;
127081 wire prci_top_reset;
127082 wire [31:0] prci_top_rd;
127083 wire prci_top_out_valid;
127084
127085 /* Instantiate TIGRA at ExampleRocketSystem level */




















17 # Test AES encryption using TIGRA instructions. Instructions
18 # are encoded as the following:
19 #
20 # tigra1_0 -- write key [63:0]
21 # tigra1_1 -- write key [127:64]
22 # tigra1_2 -- write state [63:0]
23 # tigra1_3 -- write state [127:64] and begin AES encryption
24 # tigra1_4 -- read result [31:0]
25 # tigra1_5 -- read result [63:32]
26 # tigra1_6 -- read result [95:64]
27 # tigra1_7 -- read result [127:96]
28 #-------------------------------------------------------------
29 # First test scenario
30 # Note: rd values are set to a unique value for key/state insns
31 # and are not meaningful
32 # rd rs1 rs2
33 TEST_RR_OP( 2, tigra1_0, 0x0000000A, 0x09cf4f3c, 0xabf71588 );
34 TEST_RR_OP( 3, tigra1_1, 0x0000000B, 0x28aed2a6, 0x2b7e1516 );
35 TEST_RR_OP( 4, tigra1_2, 0x0000000C, 0xe0370734, 0x313198a2 );
36 TEST_RR_OP( 5, tigra1_3, 0x0000000D, 0x885a308d, 0x3243f6a8 );
37 # rs1 and rs2 values are not used for read result insns
38 TEST_RR_OP( 6, tigra1_4, 0x196a0b32, 0x00000001, 0x00000000 );
39 TEST_RR_OP( 7, tigra1_5, 0xdc118597, 0x00000002, 0x00000001 );
40 TEST_RR_OP( 8, tigra1_6, 0x02dc09fb, 0x00000008, 0x00000007 );
41 TEST_RR_OP( 9, tigra1_7, 0x3925841d, 0x22222222, 0x11111111 );
42 # Second test scenario with different state and key values
43 TEST_RR_OP( 10, tigra1_0, 0x0000000A, 0x0c0d0e0f, 0x08090a0b );
44 TEST_RR_OP( 11, tigra1_1, 0x0000000B, 0x04050607, 0x00010203 );
45 TEST_RR_OP( 12, tigra1_2, 0x0000000C, 0xccddeeff, 0x8899aabb );
46 TEST_RR_OP( 13, tigra1_3, 0x0000000D, 0x44556677, 0x00112233 );
47 TEST_RR_OP( 14, tigra1_4, 0x70b4c55a, 0x00000001, 0x00000000 );
48 TEST_RR_OP( 15, tigra1_5, 0xd8cdb780, 0x00000002, 0x00000001 );
49 TEST_RR_OP( 16, tigra1_6, 0x6a7b0430, 0x00000008, 0x00000007 );








Listing 13: The assembly code used to test AES
49
1 riscv32-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib
-nostartfiles -I./../env/p -I./macros/scalar -T./../env/p/link.ld rv32ui/aes.S -o rv32ui-p-aes↪→
2 riscv32-unknown-elf-objdump --disassemble-all --disassemble-zeroes --section=.text
--section=.text.startup --section=.text.init --section=.data rv32ui-p-aes > rv32ui-p-aes.dump↪→
Listing 14: The commands needed to generate the AES test binary and dump the instructions to a
text file
79 800000fc <test_2>:
80 800000fc: 09cf50b7 lui ra,0x9cf5
81 80000100: f3c08093 addi ra,ra,-196 # 9cf4f3c <_start-0x7630b0c4>
82 80000104: abf71137 lui sp,0xabf71
83 80000108: 58810113 addi sp,sp,1416 # abf71588 <_end+0x2bf6f588>
84 8000010c: 0020872b tigra1_0 a4,ra,sp
85 80000110: 00a00393 li t2,10
86 80000114: 00200193 li gp,2
87 80000118: 1c771c63 bne a4,t2,800002f0 <fail>
88
89 8000011c <test_3>:
90 8000011c: 28aed0b7 lui ra,0x28aed
91 80000120: 2a608093 addi ra,ra,678 # 28aed2a6 <_start-0x57512d5a>
92 80000124: 2b7e1137 lui sp,0x2b7e1
93 80000128: 51610113 addi sp,sp,1302 # 2b7e1516 <_start-0x5481eaea>
94 8000012c: 0020972b tigra1_1 a4,ra,sp
95 80000130: 00b00393 li t2,11
96 80000134: 00300193 li gp,3
97 80000138: 1a771c63 bne a4,t2,800002f0 <fail>
98
99 8000013c <test_4>:
100 8000013c: e03700b7 lui ra,0xe0370
101 80000140: 73408093 addi ra,ra,1844 # e0370734 <_end+0x6036e734>
102 80000144: 3131a137 lui sp,0x3131a
103 80000148: 8a210113 addi sp,sp,-1886 # 313198a2 <_start-0x4ece675e>
104 8000014c: 0020a72b tigra1_2 a4,ra,sp
105 80000150: 00c00393 li t2,12
106 80000154: 00400193 li gp,4
107 80000158: 18771c63 bne a4,t2,800002f0 <fail>
108
109 8000015c <test_5>:
110 8000015c: 885a30b7 lui ra,0x885a3
111 80000160: 08d08093 addi ra,ra,141 # 885a308d <_end+0x85a108d>
112 80000164: 3243f137 lui sp,0x3243f
113 80000168: 6a810113 addi sp,sp,1704 # 3243f6a8 <_start-0x4dbc0958>
114 8000016c: 0020b72b tigra1_3 a4,ra,sp
115 80000170: 00d00393 li t2,13
116 80000174: 00500193 li gp,5
117 80000178: 16771c63 bne a4,t2,800002f0 <fail>




120 8000017c: 00100093 li ra,1
121 80000180: 00000113 li sp,0
122 80000184: 0020c72b tigra1_4 a4,ra,sp
123 80000188: 196a13b7 lui t2,0x196a1
124 8000018c: b3238393 addi t2,t2,-1230 # 196a0b32 <_start-0x6695f4ce>
125 80000190: 00600193 li gp,6
126 80000194: 14771e63 bne a4,t2,800002f0 <fail>
127
128 80000198 <test_7>:
129 80000198: 00200093 li ra,2
130 8000019c: 00100113 li sp,1
131 800001a0: 0020d72b tigra1_5 a4,ra,sp
132 800001a4: dc1183b7 lui t2,0xdc118
133 800001a8: 59738393 addi t2,t2,1431 # dc118597 <_end+0x5c116597>
134 800001ac: 00700193 li gp,7
135 800001b0: 14771063 bne a4,t2,800002f0 <fail>
136
137 800001b4 <test_8>:
138 800001b4: 00800093 li ra,8
139 800001b8: 00700113 li sp,7
140 800001bc: 0020e72b tigra1_6 a4,ra,sp
141 800001c0: 02dc13b7 lui t2,0x2dc1
142 800001c4: 9fb38393 addi t2,t2,-1541 # 2dc09fb <_start-0x7d23f605>
143 800001c8: 00800193 li gp,8
144 800001cc: 12771263 bne a4,t2,800002f0 <fail>
145
146 800001d0 <test_9>:
147 800001d0: 222220b7 lui ra,0x22222
148 800001d4: 22208093 addi ra,ra,546 # 22222222 <_start-0x5dddddde>
149 800001d8: 11111137 lui sp,0x11111
150 800001dc: 11110113 addi sp,sp,273 # 11111111 <_start-0x6eeeeeef>
151 800001e0: 0020f72b tigra1_7 a4,ra,sp
152 800001e4: 392583b7 lui t2,0x39258
153 800001e8: 41d38393 addi t2,t2,1053 # 3925841d <_start-0x46da7be3>
154 800001ec: 00900193 li gp,9
155 800001f0: 10771063 bne a4,t2,800002f0 <fail>
Listing 16: Four AES instructions that complete reading the AES result shown in the dump file
51
5881 C0: 34706 [1] pc=[800000fc] W[r 1=09cf5000][1] R[r 0=00000000] R[r 0=00000000] inst=[09cf50b7] lui ra, 0x9cf5
5882 C0: 34749 [1] pc=[80000100] W[r 1=09cf4f3c][1] R[r 1=09cf5000] R[r 0=00000000] inst=[f3c08093] addi ra, ra, -196
5883 C0: 34750 [1] pc=[80000104] W[r 2=abf71000][1] R[r 0=00000000] R[r 0=00000000] inst=[abf71137] lui sp, 0xabf71
5884 C0: 34751 [1] pc=[80000108] W[r 2=abf71588][1] R[r 2=abf71000] R[r 0=00000000] inst=[58810113] addi sp, sp, 1416
5885 C0: 34752 [1] pc=[8000010c] W[r14=0000000a][1] R[r 1=09cf4f3c] R[r 2=abf71588] inst=[0020872b] tigra1.0 a4, ra, sp
5886 C0: 34753 [1] pc=[80000110] W[r 7=0000000a][1] R[r 0=00000000] R[r 0=00000000] inst=[00a00393] li t2, 10
5887 C0: 34754 [1] pc=[80000114] W[r 3=00000002][1] R[r 0=00000000] R[r 0=00000000] inst=[00200193] li gp, 2
5888 C0: 34755 [1] pc=[80000118] W[r 0=00000000][0] R[r14=0000000a] R[r 7=0000000a] inst=[1c771c63] bne a4, t2, pc + 472
5889 C0: 34756 [1] pc=[8000011c] W[r 1=28aed000][1] R[r 0=00000000] R[r 0=00000000] inst=[28aed0b7] lui ra, 0x28aed
5890 C0: 34757 [1] pc=[80000120] W[r 1=28aed2a6][1] R[r 1=28aed000] R[r 0=00000000] inst=[2a608093] addi ra, ra, 678
5891 C0: 34758 [1] pc=[80000124] W[r 2=2b7e1000][1] R[r 0=00000000] R[r 0=00000000] inst=[2b7e1137] lui sp, 0x2b7e1
5892 C0: 34759 [1] pc=[80000128] W[r 2=2b7e1516][1] R[r 2=2b7e1000] R[r 0=00000000] inst=[51610113] addi sp, sp, 1302
5893 C0: 34760 [1] pc=[8000012c] W[r14=0000000b][1] R[r 1=28aed2a6] R[r 2=2b7e1516] inst=[0020972b] tigra1.1 a4, ra, sp
5894 C0: 34761 [1] pc=[80000130] W[r 7=0000000b][1] R[r 0=00000000] R[r 0=00000000] inst=[00b00393] li t2, 11
5895 C0: 34762 [1] pc=[80000134] W[r 3=00000003][1] R[r 0=00000000] R[r 0=00000000] inst=[00300193] li gp, 3
5896 C0: 34763 [1] pc=[80000138] W[r 0=00000000][0] R[r14=0000000b] R[r 7=0000000b] inst=[1a771c63] bne a4, t2, pc + 440
16096 C0: 56630 [1] pc=[00000840] W[r 0=00000000][0] R[r 0=00000000] R[r 8=00000000] inst=[10802423] sw s0, 264(zero)
16097 C0: 56631 [1] pc=[00000844] W[r 8=dcbe7a9d][1] R[r 0=00000000] R[r 0=00000000] inst=[7b202473] csrr s0, dscratch
16098 C0: 56632 [1] pc=[00000848] W[r 0=00000000][0] R[r 0=00000000] R[r 0=00000000] inst=[7b200073] dret
16099 *** PASSED *** Completed after 56828 cycles









17 # Test posit arithmetic
18 #-------------------------------------------------------------
19
20 # rd rs1 rs2
21 TEST_RR_OP( 2, mul, 0x06260060, 0x00005678, 0x00001234 );
22 TEST_RR_OP( 3, add, 0x00000007, 0x00000005, 0x00000002 );
23
24 # Posit Addition
25 TEST_RR_OP( 4, tigra0_0, 0x42280000, 0x42100000, 0x40c00000 );
26
27 # Continue testing other RISC-V instructions












Listing 18: The assembly code used to test posit addition
1 riscv32-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib




2 riscv32-unknown-elf-objdump --disassemble-all --disassemble-zeroes --section=.text




Listing 19: The commands needed to generate the posit addition test binary and dump the instruc-
tions to a text file
53
79 800000fc <test_2>:
80 800000fc: 000050b7 lui ra,0x5
81 80000100: 67808093 addi ra,ra,1656 # 5678 <_start-0x7fffa988>
82 80000104: 00001137 lui sp,0x1
83 80000108: 23410113 addi sp,sp,564 # 1234 <_start-0x7fffedcc>
84 8000010c: 02208733 mul a4,ra,sp
85 80000110: 062603b7 lui t2,0x6260
86 80000114: 06038393 addi t2,t2,96 # 6260060 <_start-0x79d9ffa0>
87 80000118: 00200193 li gp,2
88 8000011c: 04771863 bne a4,t2,8000016c <fail>
89
90 80000120 <test_3>:
91 80000120: 00500093 li ra,5
92 80000124: 00200113 li sp,2
93 80000128: 00208733 add a4,ra,sp
94 8000012c: 00700393 li t2,7
95 80000130: 00300193 li gp,3
96 80000134: 02771c63 bne a4,t2,8000016c <fail>
97
98 80000138 <test_4>:
99 80000138: 421000b7 lui ra,0x42100
100 8000013c: 40c00137 lui sp,0x40c00
101 80000140: 0020870b tigra0_0 a4,ra,sp
102 80000144: 422803b7 lui t2,0x42280
103 80000148: 00400193 li gp,4
104 8000014c: 02771063 bne a4,t2,8000016c <fail>
105
106 80000150 <test_5>:
107 80000150: 00300093 li ra,3
108 80000154: 00700113 li sp,7
109 80000158: 02208733 mul a4,ra,sp
110 8000015c: 01500393 li t2,21
111 80000160: 00500193 li gp,5
112 80000164: 00771463 bne a4,t2,8000016c <fail>
113 80000168: 00301c63 bne zero,gp,80000180 <pass>
Listing 20: A portion of the dump file that shows the test cases for posits
54
3592 C0: 20942 [1] pc=[80000138] W[r 1=42100000][1] R[r 0=00000000] R[r 0=00000000] inst=[421000b7] lui ra, 0x42100
3593 C0: 20943 [1] pc=[8000013c] W[r 2=40c00000][1] R[r 0=00000000] R[r 0=00000000] inst=[40c00137] lui sp, 0x40c00
3594 C0: 20991 [1] pc=[80000140] W[r14=42100000][1] R[r 1=42100000] R[r 2=40c00000] inst=[0020870b] tigra0.0 a4, ra, sp
3595 C0: 20996 [1] pc=[80000140] W[r14=42280000][1] R[r 1=42100000] R[r 2=40c00000] inst=[0020870b] tigra0.0 a4, ra, sp
3596 C0: 20997 [1] pc=[80000144] W[r 7=42280000][1] R[r 0=00000000] R[r 0=00000000] inst=[422803b7] lui t2, 0x42280
3597 C0: 20998 [1] pc=[80000148] W[r 3=00000004][1] R[r 0=00000000] R[r 0=00000000] inst=[00400193] li gp, 4
3598 C0: 20999 [1] pc=[8000014c] W[r 0=00000000][0] R[r14=42280000] R[r 7=42280000] inst=[02771063] bne a4, t2, pc + 32
13812 C0: 42827 [1] pc=[00000840] W[r 0=00000000][0] R[r 0=00000000] R[r 8=00000000] inst=[10802423] sw s0, 264(zero)
13813 C0: 42828 [1] pc=[00000844] W[r 8=8935a4ff][1] R[r 0=00000000] R[r 0=00000000] inst=[7b202473] csrr s0, dscratch
13814 C0: 42829 [1] pc=[00000848] W[r 0=00000000][0] R[r 0=00000000] R[r 0=00000000] inst=[7b200073] dret
13815 *** PASSED *** Completed after 43028 cycles




12 val SZ_ALU_FN = 4
13 def FN_X = BitPat("b????")
14 def FN_ADD = UInt(0)
15 def FN_SL = UInt(1)
16 def FN_SEQ = UInt(2)
17 def FN_SNE = UInt(3)
18 def FN_XOR = UInt(4)
19 def FN_SR = UInt(5)
20 def FN_OR = UInt(6)
21 def FN_AND = UInt(7)
22 def FN_SUB = UInt(10)
23 def FN_SRA = UInt(11)
24 def FN_SLT = UInt(12)
25 def FN_SGE = UInt(13)
26 def FN_SLTU = UInt(14)
27 def FN_SGEU = UInt(15)
49 class ALU(implicit p: Parameters) extends CoreModule()(p) {
50 val io = new Bundle {
51 val dw = Bits(INPUT, SZ_DW)
52 val fn = Bits(INPUT, SZ_ALU_FN)
53 val in2 = UInt(INPUT, xLen)
54 val in1 = UInt(INPUT, xLen)
55 val out = UInt(OUTPUT, xLen)
56 val adder_out = UInt(OUTPUT, xLen)
57 val cmp_out = Bool(OUTPUT)
58 }







14 # Arithmetic tests
15 #-------------------------------------------------------------
16
17 # Test original ADD instruction
18 TEST_RR_OP( 10, add, 0x00000000, 0x00000000, 0x00000000 );
19 TEST_RR_OP( 20, add, 0x00000002, 0x00000001, 0x00000001 );
20 TEST_RR_OP( 30, add, 0x0000000a, 0x00000003, 0x00000007 );
21
22 # Test TIGRA ADD instruction
23 TEST_RR_OP( 40, tigra0_4, 0x00000000, 0x00000000, 0x00000000 );
24 TEST_RR_OP( 50, tigra0_4, 0x0000000a, 0x00000003, 0x00000007 );
25 TEST_RR_OP( 60, tigra0_4, 0x00000002, 0x00000001, 0x00000001 );
26
27 # Test original XOR instruction
28 TEST_RR_OP( 70, xor, 0xf00ff00f, 0xff00ff00, 0x0f0f0f0f );
29 TEST_RR_OP( 80, xor, 0xff00ff00, 0x0ff00ff0, 0xf0f0f0f0 );
30 TEST_RR_OP( 90, xor, 0x0ff00ff0, 0x00ff00ff, 0x0f0f0f0f );
31
32 # Test TIGRA XOR instruction
33 TEST_RR_OP( 100, tigra0_4_04, 0xf00ff00f, 0xff00ff00, 0x0f0f0f0f );
34 TEST_RR_OP( 110, tigra0_4_04, 0xff00ff00, 0x0ff00ff0, 0xf0f0f0f0 );
35 TEST_RR_OP( 120, tigra0_4_04, 0x0ff00ff0, 0x00ff00ff, 0x0f0f0f0f );
36
37 # Test original OR instruction
38 TEST_RR_OP( 130, or, 0xff0fff0f, 0xff00ff00, 0x0f0f0f0f );
39 TEST_RR_OP( 140, or, 0xfff0fff0, 0x0ff00ff0, 0xf0f0f0f0 );
40 TEST_RR_OP( 150, or, 0x0fff0fff, 0x00ff00ff, 0x0f0f0f0f );
41
42 # Test TIGRA OR instruction
43 TEST_RR_OP( 160, tigra0_4_06, 0xff0fff0f, 0xff00ff00, 0x0f0f0f0f );
44 TEST_RR_OP( 170, tigra0_4_06, 0xfff0fff0, 0x0ff00ff0, 0xf0f0f0f0 );
45 TEST_RR_OP( 180, tigra0_4_06, 0x0fff0fff, 0x00ff00ff, 0x0f0f0f0f );
46
47 # Test original AND instruction
48 TEST_RR_OP( 190, and, 0x0f000f00, 0xff00ff00, 0x0f0f0f0f );
49 TEST_RR_OP( 200, and, 0x00f000f0, 0x0ff00ff0, 0xf0f0f0f0 );
50 TEST_RR_OP( 210, and, 0x000f000f, 0x00ff00ff, 0x0f0f0f0f );
51
52 # Test TIGRA AND instruction
53 TEST_RR_OP( 220, tigra0_4_07, 0x0f000f00, 0xff00ff00, 0x0f0f0f0f );
54 TEST_RR_OP( 230, tigra0_4_07, 0x00f000f0, 0x0ff00ff0, 0xf0f0f0f0 );
55 TEST_RR_OP( 240, tigra0_4_07, 0x000f000f, 0x00ff00ff, 0x0f0f0f0f );
Listing 23: A portion of the assembly code used to test AluTigra
57
57 # Test original SUB instruction
58 TEST_RR_OP( 250, sub, 0x00000000, 0x00000001, 0x00000001 );
59 TEST_RR_OP( 260, sub, 0xfffffffc, 0x00000003, 0x00000007 );
60 TEST_RR_OP( 270, sub, 0x00008000, 0x00000000, 0xffff8000 );
61
62 # Test TIGRA SUB instruction
63 TEST_RR_OP( 280, tigra0_4_10, 0x00000000, 0x00000001, 0x00000001 );
64 TEST_RR_OP( 290, tigra0_4_10, 0xfffffffc, 0x00000003, 0x00000007 );
65 TEST_RR_OP( 300, tigra0_4_10, 0x00008000, 0x00000000, 0xffff8000 );
66
67 # Test original SRA instruction
68 TEST_RR_OP( 310, sra, 0x7fffffff, 0x7fffffff, 0 );
69 TEST_RR_OP( 320, sra, 0x3fffffff, 0x7fffffff, 1 );
70 TEST_RR_OP( 330, sra, 0x00ffffff, 0x7fffffff, 7 );
71
72 # Test TIGRA SRA instruction
73 TEST_RR_OP( 340, tigra0_4_11, 0x7fffffff, 0x7fffffff, 0 );
74 TEST_RR_OP( 350, tigra0_4_11, 0x3fffffff, 0x7fffffff, 1 );
75 TEST_RR_OP( 360, tigra0_4_11, 0x00ffffff, 0x7fffffff, 7 );
76
77 # Test original SLT instruction
78 TEST_RR_OP( 370, slt, 0, 0x00000001, 0x00000001 );
79 TEST_RR_OP( 380, slt, 1, 0x00000003, 0x00000007 );
80 TEST_RR_OP( 390, slt, 0, 0x00000007, 0x00000003 );
81
82 # Test TIGRA SLT instruction
83 TEST_RR_OP( 400, tigra0_4_12, 0, 0x00000001, 0x00000001 );
84 TEST_RR_OP( 410, tigra0_4_12, 1, 0x00000003, 0x00000007 );












Listing 24: The second half of the assembly code used to test AluTigra
58
1 riscv32-unknown-elf-gcc -march=rv32g -mabi=ilp32 -static -mcmodel=medany -fvisibility=hidden -nostdlib




2 riscv32-unknown-elf-objdump --disassemble-all --disassemble-zeroes --section=.text




Listing 25: The commands needed to generate the AluTigra test binary and dump the instructions
to a text file
79 800000fc <test_10>:
80 800000fc: 00000093 li ra,0
81 80000100: 00000113 li sp,0
82 80000104: 00208733 add a4,ra,sp
83 80000108: 00000393 li t2,0
84 8000010c: 00a00193 li gp,10
85 80000110: 4e771463 bne a4,t2,800005f8 <fail>
86
87 80000114 <test_20>:
88 80000114: 00100093 li ra,1
89 80000118: 00100113 li sp,1
90 8000011c: 00208733 add a4,ra,sp
91 80000120: 00200393 li t2,2
92 80000124: 01400193 li gp,20
93 80000128: 4c771863 bne a4,t2,800005f8 <fail>
94
95 8000012c <test_30>:
96 8000012c: 00300093 li ra,3
97 80000130: 00700113 li sp,7
98 80000134: 00208733 add a4,ra,sp
99 80000138: 00a00393 li t2,10
100 8000013c: 01e00193 li gp,30
101 80000140: 4a771c63 bne a4,t2,800005f8 <fail>
102
103 80000144 <test_40>:
104 80000144: 00000093 li ra,0
105 80000148: 00000113 li sp,0
106 8000014c: 0020c70b tigra0_4 a4,ra,sp
107 80000150: 00000393 li t2,0
108 80000154: 02800193 li gp,40
109 80000158: 4a771063 bne a4,t2,800005f8 <fail>




112 8000015c: 00300093 li ra,3
113 80000160: 00700113 li sp,7
114 80000164: 0020c70b tigra0_4 a4,ra,sp
115 80000168: 00a00393 li t2,10
116 8000016c: 03200193 li gp,50
117 80000170: 48771463 bne a4,t2,800005f8 <fail>
118
119 80000174 <test_60>:
120 80000174: 00100093 li ra,1
121 80000178: 00100113 li sp,1
122 8000017c: 0020c70b tigra0_4 a4,ra,sp
123 80000180: 00200393 li t2,2
124 80000184: 03c00193 li gp,60
125 80000188: 46771863 bne a4,t2,800005f8 <fail>
126
127 8000018c <test_70>:
128 8000018c: ff0100b7 lui ra,0xff010
129 80000190: f0008093 addi ra,ra,-256 # ff00ff00 <_end+0x7f00df00>
130 80000194: 0f0f1137 lui sp,0xf0f1
131 80000198: f0f10113 addi sp,sp,-241 # f0f0f0f <_start-0x70f0f0f1>
132 8000019c: 0020c733 xor a4,ra,sp
133 800001a0: f00ff3b7 lui t2,0xf00ff
134 800001a4: 00f38393 addi t2,t2,15 # f00ff00f <_end+0x700fd00f>
135 800001a8: 04600193 li gp,70
136 800001ac: 44771663 bne a4,t2,800005f8 <fail>
137
138 800001b0 <test_80>:
139 800001b0: 0ff010b7 lui ra,0xff01
140 800001b4: ff008093 addi ra,ra,-16 # ff00ff0 <_start-0x700ff010>
141 800001b8: f0f0f137 lui sp,0xf0f0f
142 800001bc: 0f010113 addi sp,sp,240 # f0f0f0f0 <_end+0x70f0d0f0>
143 800001c0: 0020c733 xor a4,ra,sp
144 800001c4: ff0103b7 lui t2,0xff010
145 800001c8: f0038393 addi t2,t2,-256 # ff00ff00 <_end+0x7f00df00>
146 800001cc: 05000193 li gp,80
147 800001d0: 42771463 bne a4,t2,800005f8 <fail>
148
149 800001d4 <test_90>:
150 800001d4: 00ff00b7 lui ra,0xff0
151 800001d8: 0ff08093 addi ra,ra,255 # ff00ff <_start-0x7f00ff01>
152 800001dc: 0f0f1137 lui sp,0xf0f1
153 800001e0: f0f10113 addi sp,sp,-241 # f0f0f0f <_start-0x70f0f0f1>
154 800001e4: 0020c733 xor a4,ra,sp
155 800001e8: 0ff013b7 lui t2,0xff01
156 800001ec: ff038393 addi t2,t2,-16 # ff00ff0 <_start-0x700ff010>
157 800001f0: 05a00193 li gp,90
158 800001f4: 40771263 bne a4,t2,800005f8 <fail>
Listing 27: The partial dump file for testing AluTigra ADD and the original RISC-V XOR instruction
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160 800001f8 <test_100>:
161 800001f8: ff0100b7 lui ra,0xff010
162 800001fc: f0008093 addi ra,ra,-256 # ff00ff00 <_end+0x7f00df00>
163 80000200: 0f0f1137 lui sp,0xf0f1
164 80000204: f0f10113 addi sp,sp,-241 # f0f0f0f <_start-0x70f0f0f1>
165 80000208: 0820c70b tigra0_4_04 a4,ra,sp
166 8000020c: f00ff3b7 lui t2,0xf00ff
167 80000210: 00f38393 addi t2,t2,15 # f00ff00f <_end+0x700fd00f>
168 80000214: 06400193 li gp,100
169 80000218: 3e771063 bne a4,t2,800005f8 <fail>
170
171 8000021c <test_110>:
172 8000021c: 0ff010b7 lui ra,0xff01
173 80000220: ff008093 addi ra,ra,-16 # ff00ff0 <_start-0x700ff010>
174 80000224: f0f0f137 lui sp,0xf0f0f
175 80000228: 0f010113 addi sp,sp,240 # f0f0f0f0 <_end+0x70f0d0f0>
176 8000022c: 0820c70b tigra0_4_04 a4,ra,sp
177 80000230: ff0103b7 lui t2,0xff010
178 80000234: f0038393 addi t2,t2,-256 # ff00ff00 <_end+0x7f00df00>
179 80000238: 06e00193 li gp,110
180 8000023c: 3a771e63 bne a4,t2,800005f8 <fail>
181
182 80000240 <test_120>:
183 80000240: 00ff00b7 lui ra,0xff0
184 80000244: 0ff08093 addi ra,ra,255 # ff00ff <_start-0x7f00ff01>
185 80000248: 0f0f1137 lui sp,0xf0f1
186 8000024c: f0f10113 addi sp,sp,-241 # f0f0f0f <_start-0x70f0f0f1>
187 80000250: 0820c70b tigra0_4_04 a4,ra,sp
188 80000254: 0ff013b7 lui t2,0xff01
189 80000258: ff038393 addi t2,t2,-16 # ff00ff0 <_start-0x700ff010>
190 8000025c: 07800193 li gp,120
191 80000260: 38771c63 bne a4,t2,800005f8 <fail>
192
193 80000264 <test_130>:
194 80000264: ff0100b7 lui ra,0xff010
195 80000268: f0008093 addi ra,ra,-256 # ff00ff00 <_end+0x7f00df00>
196 8000026c: 0f0f1137 lui sp,0xf0f1
197 80000270: f0f10113 addi sp,sp,-241 # f0f0f0f <_start-0x70f0f0f1>
198 80000274: 0020e733 or a4,ra,sp
199 80000278: ff1003b7 lui t2,0xff100
200 8000027c: f0f38393 addi t2,t2,-241 # ff0fff0f <_end+0x7f0fdf0f>
201 80000280: 08200193 li gp,130
202 80000284: 36771a63 bne a4,t2,800005f8 <fail>
Listing 28: The partial dump file for testing AluTigra XOR and the original RISC-V OR instruction
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204 80000288 <test_140>:
205 80000288: 0ff010b7 lui ra,0xff01
206 8000028c: ff008093 addi ra,ra,-16 # ff00ff0 <_start-0x700ff010>
207 80000290: f0f0f137 lui sp,0xf0f0f
208 80000294: 0f010113 addi sp,sp,240 # f0f0f0f0 <_end+0x70f0d0f0>
209 80000298: 0020e733 or a4,ra,sp
210 8000029c: fff103b7 lui t2,0xfff10
211 800002a0: ff038393 addi t2,t2,-16 # fff0fff0 <_end+0x7ff0dff0>
212 800002a4: 08c00193 li gp,140
213 800002a8: 34771863 bne a4,t2,800005f8 <fail>
214
215 800002ac <test_150>:
216 800002ac: 00ff00b7 lui ra,0xff0
217 800002b0: 0ff08093 addi ra,ra,255 # ff00ff <_start-0x7f00ff01>
218 800002b4: 0f0f1137 lui sp,0xf0f1
219 800002b8: f0f10113 addi sp,sp,-241 # f0f0f0f <_start-0x70f0f0f1>
220 800002bc: 0020e733 or a4,ra,sp
221 800002c0: 0fff13b7 lui t2,0xfff1
222 800002c4: fff38393 addi t2,t2,-1 # fff0fff <_start-0x7000f001>
223 800002c8: 09600193 li gp,150
224 800002cc: 32771663 bne a4,t2,800005f8 <fail>
225
226 800002d0 <test_160>:
227 800002d0: ff0100b7 lui ra,0xff010
228 800002d4: f0008093 addi ra,ra,-256 # ff00ff00 <_end+0x7f00df00>
229 800002d8: 0f0f1137 lui sp,0xf0f1
230 800002dc: f0f10113 addi sp,sp,-241 # f0f0f0f <_start-0x70f0f0f1>
231 800002e0: 0c20c70b tigra0_4_06 a4,ra,sp
232 800002e4: ff1003b7 lui t2,0xff100
233 800002e8: f0f38393 addi t2,t2,-241 # ff0fff0f <_end+0x7f0fdf0f>
234 800002ec: 0a000193 li gp,160
235 800002f0: 30771463 bne a4,t2,800005f8 <fail>
236
237 800002f4 <test_170>:
238 800002f4: 0ff010b7 lui ra,0xff01
239 800002f8: ff008093 addi ra,ra,-16 # ff00ff0 <_start-0x700ff010>
240 800002fc: f0f0f137 lui sp,0xf0f0f
241 80000300: 0f010113 addi sp,sp,240 # f0f0f0f0 <_end+0x70f0d0f0>
242 80000304: 0c20c70b tigra0_4_06 a4,ra,sp
243 80000308: fff103b7 lui t2,0xfff10
244 8000030c: ff038393 addi t2,t2,-16 # fff0fff0 <_end+0x7ff0dff0>
245 80000310: 0aa00193 li gp,170
246 80000314: 2e771263 bne a4,t2,800005f8 <fail>
Listing 29: The partial dump file for testing AluTigra OR and the original RISC-V OR instruction
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248 80000318 <test_180>:
249 80000318: 00ff00b7 lui ra,0xff0
250 8000031c: 0ff08093 addi ra,ra,255 # ff00ff <_start-0x7f00ff01>
251 80000320: 0f0f1137 lui sp,0xf0f1
252 80000324: f0f10113 addi sp,sp,-241 # f0f0f0f <_start-0x70f0f0f1>
253 80000328: 0c20c70b tigra0_4_06 a4,ra,sp
254 8000032c: 0fff13b7 lui t2,0xfff1
255 80000330: fff38393 addi t2,t2,-1 # fff0fff <_start-0x7000f001>
256 80000334: 0b400193 li gp,180
257 80000338: 2c771063 bne a4,t2,800005f8 <fail>
258
259 8000033c <test_190>:
260 8000033c: ff0100b7 lui ra,0xff010
261 80000340: f0008093 addi ra,ra,-256 # ff00ff00 <_end+0x7f00df00>
262 80000344: 0f0f1137 lui sp,0xf0f1
263 80000348: f0f10113 addi sp,sp,-241 # f0f0f0f <_start-0x70f0f0f1>
264 8000034c: 0020f733 and a4,ra,sp
265 80000350: 0f0013b7 lui t2,0xf001
266 80000354: f0038393 addi t2,t2,-256 # f000f00 <_start-0x70fff100>
267 80000358: 0be00193 li gp,190
268 8000035c: 28771e63 bne a4,t2,800005f8 <fail>
269
270 80000360 <test_200>:
271 80000360: 0ff010b7 lui ra,0xff01
272 80000364: ff008093 addi ra,ra,-16 # ff00ff0 <_start-0x700ff010>
273 80000368: f0f0f137 lui sp,0xf0f0f
274 8000036c: 0f010113 addi sp,sp,240 # f0f0f0f0 <_end+0x70f0d0f0>
275 80000370: 0020f733 and a4,ra,sp
276 80000374: 00f003b7 lui t2,0xf00
277 80000378: 0f038393 addi t2,t2,240 # f000f0 <_start-0x7f0fff10>
278 8000037c: 0c800193 li gp,200
279 80000380: 26771c63 bne a4,t2,800005f8 <fail>
280
281 80000384 <test_210>:
282 80000384: 00ff00b7 lui ra,0xff0
283 80000388: 0ff08093 addi ra,ra,255 # ff00ff <_start-0x7f00ff01>
284 8000038c: 0f0f1137 lui sp,0xf0f1
285 80000390: f0f10113 addi sp,sp,-241 # f0f0f0f <_start-0x70f0f0f1>
286 80000394: 0020f733 and a4,ra,sp
287 80000398: 000f03b7 lui t2,0xf0
288 8000039c: 00f38393 addi t2,t2,15 # f000f <_start-0x7ff0fff1>
289 800003a0: 0d200193 li gp,210
290 800003a4: 24771a63 bne a4,t2,800005f8 <fail>
Listing 30: The partial dump file for testing AluTigra OR and the original RISC-V AND instruction
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292 800003a8 <test_220>:
293 800003a8: ff0100b7 lui ra,0xff010
294 800003ac: f0008093 addi ra,ra,-256 # ff00ff00 <_end+0x7f00df00>
295 800003b0: 0f0f1137 lui sp,0xf0f1
296 800003b4: f0f10113 addi sp,sp,-241 # f0f0f0f <_start-0x70f0f0f1>
297 800003b8: 0e20c70b tigra0_4_07 a4,ra,sp
298 800003bc: 0f0013b7 lui t2,0xf001
299 800003c0: f0038393 addi t2,t2,-256 # f000f00 <_start-0x70fff100>
300 800003c4: 0dc00193 li gp,220
301 800003c8: 22771863 bne a4,t2,800005f8 <fail>
302
303 800003cc <test_230>:
304 800003cc: 0ff010b7 lui ra,0xff01
305 800003d0: ff008093 addi ra,ra,-16 # ff00ff0 <_start-0x700ff010>
306 800003d4: f0f0f137 lui sp,0xf0f0f
307 800003d8: 0f010113 addi sp,sp,240 # f0f0f0f0 <_end+0x70f0d0f0>
308 800003dc: 0e20c70b tigra0_4_07 a4,ra,sp
309 800003e0: 00f003b7 lui t2,0xf00
310 800003e4: 0f038393 addi t2,t2,240 # f000f0 <_start-0x7f0fff10>
311 800003e8: 0e600193 li gp,230
312 800003ec: 20771663 bne a4,t2,800005f8 <fail>
313
314 800003f0 <test_240>:
315 800003f0: 00ff00b7 lui ra,0xff0
316 800003f4: 0ff08093 addi ra,ra,255 # ff00ff <_start-0x7f00ff01>
317 800003f8: 0f0f1137 lui sp,0xf0f1
318 800003fc: f0f10113 addi sp,sp,-241 # f0f0f0f <_start-0x70f0f0f1>
319 80000400: 0e20c70b tigra0_4_07 a4,ra,sp
320 80000404: 000f03b7 lui t2,0xf0
321 80000408: 00f38393 addi t2,t2,15 # f000f <_start-0x7ff0fff1>
322 8000040c: 0f000193 li gp,240
323 80000410: 1e771463 bne a4,t2,800005f8 <fail>
324
325 80000414 <test_250>:
326 80000414: 00100093 li ra,1
327 80000418: 00100113 li sp,1
328 8000041c: 40208733 sub a4,ra,sp
329 80000420: 00000393 li t2,0
330 80000424: 0fa00193 li gp,250
331 80000428: 1c771863 bne a4,t2,800005f8 <fail>
Listing 31: The partial dump file for testing AluTigra AND and the original RISC-V SUB instruction
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333 8000042c <test_260>:
334 8000042c: 00300093 li ra,3
335 80000430: 00700113 li sp,7
336 80000434: 40208733 sub a4,ra,sp
337 80000438: ffc00393 li t2,-4
338 8000043c: 10400193 li gp,260
339 80000440: 1a771c63 bne a4,t2,800005f8 <fail>
340
341 80000444 <test_270>:
342 80000444: 00000093 li ra,0
343 80000448: ffff8137 lui sp,0xffff8
344 8000044c: 40208733 sub a4,ra,sp
345 80000450: 000083b7 lui t2,0x8
346 80000454: 10e00193 li gp,270
347 80000458: 1a771063 bne a4,t2,800005f8 <fail>
348
349 8000045c <test_280>:
350 8000045c: 00100093 li ra,1
351 80000460: 00100113 li sp,1
352 80000464: 1420c70b tigra0_4_10 a4,ra,sp
353 80000468: 00000393 li t2,0
354 8000046c: 11800193 li gp,280
355 80000470: 18771463 bne a4,t2,800005f8 <fail>
356
357 80000474 <test_290>:
358 80000474: 00300093 li ra,3
359 80000478: 00700113 li sp,7
360 8000047c: 1420c70b tigra0_4_10 a4,ra,sp
361 80000480: ffc00393 li t2,-4
362 80000484: 12200193 li gp,290
363 80000488: 16771863 bne a4,t2,800005f8 <fail>
364
365 8000048c <test_300>:
366 8000048c: 00000093 li ra,0
367 80000490: ffff8137 lui sp,0xffff8
368 80000494: 1420c70b tigra0_4_10 a4,ra,sp
369 80000498: 000083b7 lui t2,0x8
370 8000049c: 12c00193 li gp,300
371 800004a0: 14771c63 bne a4,t2,800005f8 <fail>
Listing 32: The partial dump file for testing AluTigra SUB and the original RISC-V SUB instruction
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373 800004a4 <test_310>:
374 800004a4: 800000b7 lui ra,0x80000
375 800004a8: fff08093 addi ra,ra,-1 # 7fffffff <_end+0xffffdfff>
376 800004ac: 00000113 li sp,0
377 800004b0: 4020d733 sra a4,ra,sp
378 800004b4: 800003b7 lui t2,0x80000
379 800004b8: fff38393 addi t2,t2,-1 # 7fffffff <_end+0xffffdfff>
380 800004bc: 13600193 li gp,310
381 800004c0: 12771c63 bne a4,t2,800005f8 <fail>
382
383 800004c4 <test_320>:
384 800004c4: 800000b7 lui ra,0x80000
385 800004c8: fff08093 addi ra,ra,-1 # 7fffffff <_end+0xffffdfff>
386 800004cc: 00100113 li sp,1
387 800004d0: 4020d733 sra a4,ra,sp
388 800004d4: 400003b7 lui t2,0x40000
389 800004d8: fff38393 addi t2,t2,-1 # 3fffffff <_start-0x40000001>
390 800004dc: 14000193 li gp,320
391 800004e0: 10771c63 bne a4,t2,800005f8 <fail>
392
393 800004e4 <test_330>:
394 800004e4: 800000b7 lui ra,0x80000
395 800004e8: fff08093 addi ra,ra,-1 # 7fffffff <_end+0xffffdfff>
396 800004ec: 00700113 li sp,7
397 800004f0: 4020d733 sra a4,ra,sp
398 800004f4: 010003b7 lui t2,0x1000
399 800004f8: fff38393 addi t2,t2,-1 # ffffff <_start-0x7f000001>
400 800004fc: 14a00193 li gp,330
401 80000500: 0e771c63 bne a4,t2,800005f8 <fail>
402
403 80000504 <test_340>:
404 80000504: 800000b7 lui ra,0x80000
405 80000508: fff08093 addi ra,ra,-1 # 7fffffff <_end+0xffffdfff>
406 8000050c: 00000113 li sp,0
407 80000510: 1620c70b tigra0_4_11 a4,ra,sp
408 80000514: 800003b7 lui t2,0x80000
409 80000518: fff38393 addi t2,t2,-1 # 7fffffff <_end+0xffffdfff>
410 8000051c: 15400193 li gp,340
411 80000520: 0c771c63 bne a4,t2,800005f8 <fail>
412
413 80000524 <test_350>:
414 80000524: 800000b7 lui ra,0x80000
415 80000528: fff08093 addi ra,ra,-1 # 7fffffff <_end+0xffffdfff>
416 8000052c: 00100113 li sp,1
417 80000530: 1620c70b tigra0_4_11 a4,ra,sp
418 80000534: 400003b7 lui t2,0x40000
419 80000538: fff38393 addi t2,t2,-1 # 3fffffff <_start-0x40000001>
420 8000053c: 15e00193 li gp,350
421 80000540: 0a771c63 bne a4,t2,800005f8 <fail>
Listing 33: The partial dump file for testing AluTigra SRA and the original RISC-V SRA instruction
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423 80000544 <test_360>:
424 80000544: 800000b7 lui ra,0x80000
425 80000548: fff08093 addi ra,ra,-1 # 7fffffff <_end+0xffffdfff>
426 8000054c: 00700113 li sp,7
427 80000550: 1620c70b tigra0_4_11 a4,ra,sp
428 80000554: 010003b7 lui t2,0x1000
429 80000558: fff38393 addi t2,t2,-1 # ffffff <_start-0x7f000001>
430 8000055c: 16800193 li gp,360
431 80000560: 08771c63 bne a4,t2,800005f8 <fail>
432
433 80000564 <test_370>:
434 80000564: 00100093 li ra,1
435 80000568: 00100113 li sp,1
436 8000056c: 0020a733 slt a4,ra,sp
437 80000570: 00000393 li t2,0
438 80000574: 17200193 li gp,370
439 80000578: 08771063 bne a4,t2,800005f8 <fail>
440
441 8000057c <test_380>:
442 8000057c: 00300093 li ra,3
443 80000580: 00700113 li sp,7
444 80000584: 0020a733 slt a4,ra,sp
445 80000588: 00100393 li t2,1
446 8000058c: 17c00193 li gp,380
447 80000590: 06771463 bne a4,t2,800005f8 <fail>
448
449 80000594 <test_390>:
450 80000594: 00700093 li ra,7
451 80000598: 00300113 li sp,3
452 8000059c: 0020a733 slt a4,ra,sp
453 800005a0: 00000393 li t2,0
454 800005a4: 18600193 li gp,390
455 800005a8: 04771863 bne a4,t2,800005f8 <fail>
Listing 34: The partial dump file for testing AluTigra SRA and the original RISC-V SLT instruction
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457 800005ac <test_400>:
458 800005ac: 00100093 li ra,1
459 800005b0: 00100113 li sp,1
460 800005b4: 1820c70b tigra0_4_12 a4,ra,sp
461 800005b8: 00000393 li t2,0
462 800005bc: 19000193 li gp,400
463 800005c0: 02771c63 bne a4,t2,800005f8 <fail>
464
465 800005c4 <test_410>:
466 800005c4: 00300093 li ra,3
467 800005c8: 00700113 li sp,7
468 800005cc: 1820c70b tigra0_4_12 a4,ra,sp
469 800005d0: 00100393 li t2,1
470 800005d4: 19a00193 li gp,410
471 800005d8: 02771063 bne a4,t2,800005f8 <fail>
472
473 800005dc <test_420>:
474 800005dc: 00700093 li ra,7
475 800005e0: 00300113 li sp,3
476 800005e4: 1820c70b tigra0_4_12 a4,ra,sp
477 800005e8: 00000393 li t2,0
478 800005ec: 1a400193 li gp,420
479 800005f0: 00771463 bne a4,t2,800005f8 <fail>
480 800005f4: 00301c63 bne zero,gp,8000060c <pass>
Listing 35: The partial dump file for testing AluTigra SLT instruction
68
Appendix B The Rocket Chip Generator Repository
This Appendix is an abridged version of the instructions for downloading the Rocket Chip
Generator repository and developing the Verilog code needed to implement the Rocket core on an
FPGA. Official documentation for Rocket can be found on the README page of the Rocket Chip
Generator repository1.
B.1 Check Out Repositories
B.1.1 Rocket Tools
The first step is to create a folder for the working directory and checking out the two
git repositories needed to build Rocket. The first repository is a collection of all software tools
needed to build Rocket: https://github.com/freechipsproject/rocket-tools. After cloning
the repository, the submodules need to be updated.
$ git clone https://github.com/freechipsproject/rocket-tools
$ cd rocket-tools
$ git submodule update --init --recursive
Before building the rocket-tools repo, the RISCV environment variable needs to be set.
This environment variable needs to point to the RISC-V toolchain, which is the rocket-tools
directory.
$ export RISCV=/path/to/install/riscv/toolchain
The MAKEFLAGS variable can be set if there are N cores on the host system.
$ export MAKEFLAGS="$MAKEFLAGS -jN"
The build.sh script will compile the Rocket tools. The build-rv32ima.sh script must
also be run if the RV32 ISA will be used. These two steps will need to be run again if the version






There may be a few dependencies needed to properly install Rocket tools. These dependen-
cies are listed on the Rocket tools README2 and are for Ubuntu or Fedora. The following packages










The second repository contains all the source code for the Rocket Chip Generator:
https://github.com/chipsalliance/rocket-chip.
$ git clone https://github.com/ucb-bar/rocket-chip.git
The Rocket Chip repository also has a number of submodules that need to be updated
before the project can be built.
$ cd rocket-chip
$ git submodule update --init
The $ROCKETCHIP variable can be set to point to the rocket-chip repository. This variable




To build the project, navigate to $ROCKETCHIP/emulator and make run. The make com-
mand will generate C++ code for Verilator, a cycle-accurate emulator. It will then compile the
emulator and all RISC-V assembly tests and benchmarks. Finally, all tests and benchmarks are run
on the emulator. All generated files are in $ROCKETCHIP/emulator/generated-src. It is strongly
recommended that all these tests pass regardless of what modifications are made to the RISC-V ISA




Waveforms can be generated for each test or benchmark for more in-depth debugging. If
Synopsys VCS is installed on the host system, running the command make run-debug in
$ROCKETCHIP/emulator can be used to create .vpd files for the waveforms.
$ cd $ROCKETCHIP/emulator
$ make run-debug
If Synopsys VCS is not installed, then the error vcs: ’+lint=all,noVCDE,noONGS,noUI’
is not a vcs command. See ’vcs help’. will print out on the console and make run-debug
will stop. Fortunately there is a way to create .vcd files that can be used with the free software,
GTKWave3 in order to view waveforms:
3http://gtkwave.sourceforge.net/
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1. Navigate to $ROCKETCHIP/src/main/scala/system and use a text editor to open up the file,
RocketTestSuite.scala.
$ cd $ROCKETCHIP/src/main/scala/system
$ emacs RocketTestSuite.scala # edit the file
2. Search inside the file for the text .vpd and replace it with .vcd. There should have been five
changes total.
3. Navigate back to the $ROCKETCHIP/emulator folder and rerun make run-debug to generate




B.4 Generate Verilog Files
Navigate to $ROCKETCHIP/vsim and run make verilog. This command will generate syn-





When running the commands to run the emulator or to generate the Verilog files, the default
Rocket configuration is used. These configurations are specified in
$ROCKETCHIP/src/main/scala/system/Configs.scala. The default configuration is referenced in
this file as DefaultConfig and inherits some of its elements from BaseConfig. The user can customize
Rocket by changing cache sizes or cache associativity, for example. The modifications can be made by
updating this file with the unique configuration. Different configurations can be used in emulation
or code generation by using the CONFIGS flag. For the purposes of this thesis, the TinyConfig
configuration was used for simplicity. It is the basis for the TigraConfig configuration.
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$ cd $ROCKETCHIP/vsim
$ make verilog CONFIG=TinyConfig # to generate Verilog files
$ cd $ROCKETCHIP/emulator
$ make run-debug CONFIG=TinyConfig # to generate waveforms for debugging
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Appendix C Create a Vivado Project
There are a number of FPGA tools that can be used to import the Verilog files that were
generated by the Rocket Chip Generator. The tool used for this thesis was Xilinx’s Vivado Design
Suite. The steps in this Appendix detail how to import the Verilog files, fix any small issues, and
successfully elaborate the design.
C.1 New Project Wizard
1. Open up Vivado and click on Create Project under the Quick Start menu. Refer to Figure
1.
Figure 1: Select Create Project
2. Click Next on the next screen to progress through the New Project Wizard.
3. Give the project a meaningful name in the Project name box and select its location. Check
the box, Create project subdirectory so that all the files will remain in one folder. Click
Next. Refer to Figure 2.
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Figure 2: Project name and location details
4. Select RTL Project and uncheck the box, Do not specify sources at this time. Click
Next. Refer to Figure 3.
Figure 3: Project type
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5. Begin adding files to the project by clicking on Add Files. The files needed are in
$ROCKETCHIP/vsim/generated-src. The files will be prefixed with the configuration specified
when they were generated. For example, for the DefaultSmallConfig files are:
• freechips.rocketchip.system.DefaultSmallConfig.behav srams.v
• freechips.rocketchip.system.DefaultSmallConfig.v
There is also a folder that was generated that is prefixed with the configuration. Open that
folder and include all those auxiliary files.
6. Review the files added. There is a checkbox named, Copy sources into project. Checking
this box will make a local copy of these files in the project directory. Unchecking this box will
make this project be a bit more flexible if any changes are made either in Chisel or Verilog. If
changes will be made frequently, it is recommended that this box remain unchecked to avoid
having to manually update the files for every change. Once all the files look correct, click
Next. Refer to Figure 4.
Figure 4: Add files to the project
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7. If constraints are needed, add the files on the next page. Otherwise, click Next.
8. A Xilinx part or board will need to be added to the project. This will vary depending on what
is available. For this thesis, the xcvu9p-flgb2104-2-i was selected as this is the FPGA that
is used for AWS. Search for the part number and select the correct part. Click Next.
9. The Summary page will appear. Review everything to make sure the project is in order. If
not, navigate back to a step by clicking the Back button. Click Finish to finish creating the
project.
C.2 Troubleshooting
C.2.1 Syntax Error Files
After initially creating the project, there will be a file in the Syntax Error Files folder in
the Sources window. The elaborated design will not open until this file has been fixed.
1. Click the arrow to the left of Syntax Error Files to see which file is causing the issue. It
will likely be SimDTM.v. Note that if there are more files in this folder, the errors will need
to be manually indentified and corrected. Refer to Figure 5.
Figure 5: Source files for ExampleProj
2. To correct SimDTM.v, click on the file once. The window below the Source window, Source
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File Properties, will change to reflect the file properties. Click the triple dots by Type to
change from Verilog to SystemVerilog. Refer to Figure 6.
Figure 6: Update to SystemVerilog for SimDTM.v
3. The sources will automatically update after the file properties are changed. There will no
longer be a Syntax Error Files folder once all of the erroneous files have been fixed.
C.2.2 Open Elaborated Design Errors
Most of the files needed to create a project should have been generated or copied over during
the Generate Verilog Files step in Appendix B.4. One file that could have been missed is the
EICG Wrapper.v and will become apparent during RTL Analysis. An error may look like the one
in Figure 7. This file is found in $ROCKETCHIP/src/main/resources/vsrc. Once this file is added
to the project, RTL Analysis should work successfully.
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Figure 7: Error caused by missing EICG Wrapper.v file
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Appendix D Adding New Instructions to the RISC-V ISA
This appendix is a modified version of the instructions on how to add custom instructions
to the RISC-V ISA found in Nitish Srivastava’s blog post. 4
D.1 Update the ISA
If rocket-tools has not already been downloaded, follow the steps in Appendix B.1.1 to
build the toolchain. For TIGRA instructions, we will mimic already existing R-type instructions,
such as an ADD instruction.
1. Open up rocket-tools/riscv-opcodes/opcodes. This file contains the list of instructions,
their opcodes and instruction bits. At the end of the opcodes file, add the TIGRA instructions.
# Custom instructions for TIGRA
# funct7 funct3 custom-0
tigra0_0 rd rs1 rs2 31..25=0 14..12=0 6..2=0x02 1..0=3
tigra0_1 rd rs1 rs2 31..25=0 14..12=1 6..2=0x02 1..0=3
tigra0_2 rd rs1 rs2 31..25=0 14..12=2 6..2=0x02 1..0=3
....
# funct7 funct3 custom-1
tigra1_0 rd rs1 rs2 31..25=0 14..12=0 6..2=0x0A 1..0=3
tigra1_1 rd rs1 rs2 31..25=0 14..12=1 6..2=0x0A 1..0=3
tigra1_2 rd rs1 rs2 31..25=0 14..12=2 6..2=0x0A 1..0=3
....
tigra0_4_01 rd rs1 rs2 31..25=0x01 14..12=4 6..2=0x02 1..0=3
tigra0_4_02 rd rs1 rs2 31..25=0x02 14..12=4 6..2=0x02 1..0=3
Bits 1-0 are high to indicate that this is an instruction. We can only use either the custom-
0 or custom-1 bit as part of the major opcode. For custom-0 we set bits 6 to 2 to 0x02
and for custom-1 we set bits 6 to 2 to 0x0A. Refer to Figure 2.2 for more detail on major
opcodes. The funct3 field is three bits wide and is used as a minor opcode. We can add
eight instructions using just the funct3 fields for each major opcode. If needed, we can add
additional instructions using the other minor opcode field, funct7. The TIGRA instructions
are labeled as tigra<custom-#> <funct3 value> <funct7 value>.
4https://nitish2112.github.io/post/adding-instruction-riscv/
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2. Run the following command to generate a new file with the new instructions.
$ cat opcodes-pseudo opcodes opcodes-rvc opcodes-rvc-pseudo opcodes-custom |
./parse-opcodes -c > ~/temp.h↪→
3. Open up ~/temp.h and there will be a #define MATCH and a #define MASK for every TIGRA
instruction. We see that the MASK constants are the same for all TIGRA instructions therefore







4. We also see in ~/temp.h a DECLARE INSN macro for every TIGRA instruction. Update these







to include the new instructions. Add the following line for every TIGRA instruction in the
assignment of const struct riscv opcode riscv opcodes[].
const struct riscv_opcode riscv_opcodes[] =
{
/* name, isa, operands, match, mask, match_func, pinfo. */
{"unimp", "C", "", 0, 0xffffU, match_opcode, 0 },
....
{"wfi", "I", "", MATCH_WFI, MASK_WFI, match_opcode, 0 },
....
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/* TIGRA instructions */
/* custom-0 */
{"tigra0_0", "I", "d,s,t", MATCH_TIGRA0_0, MASK_TIGRA, match_opcode, 0 },
{"tigra0_1", "I", "d,s,t", MATCH_TIGRA0_1, MASK_TIGRA, match_opcode, 0 },
{"tigra0_2", "I", "d,s,t", MATCH_TIGRA0_2, MASK_TIGRA, match_opcode, 0 },
....
The TIGRA instructions will belong to the the ”I” or integer ISA. The operands are ”d, s, t”
referring to the destination and two source registers that it will use.
6. Recompile rocket-tools and the TIGRA instructions will be part of the new ISA.
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int a, b, c, d, z;
a = 0x09cf4f3c; // key lo
b = 0xabf71588; // key midlo
c = 0x28aed2a6; // key midhi
d = 0x2b7e1516; // key hi
asm volatile
(
"tigra0_0 %[z], %[x], %[y]\n\t"
: [z] "=r" (z)




"tigra0_1 %[z], %[w], %[v]\n\t"
: [z] "=r" (z)





8. Compile it using the modified RISC-V compiler.
$ riscv64-unknown-elf-gcc testIns.c -o testIns
9. Do an objdump on the binary and open up testIns.dump to see if the instructions are actually
being used.
$ riscv64-unknown-elf-objdump -dC testIns > testIns.dump
D.2 Add the new instruction to the Spike ISA Simulator
Spike is a RISC-V ISA simulator and implements a functional model of one more RISC-V
harts. 5 The files that will be modified are similar to what was done previously when updating the
toolchain.











2. Create a header file in rocket-tools/riscv-isa-sim/riscv/insns/ for every TIGRA in-
struction. The file should be named <new instruction name>.h. Leave the file blank so
that the instruction is generic for any application. The importance of this step is that a
header file exists for every TIGRA instruction.














5. Rebuild rocket-tools and TIGRA instructions will be added to Spike.
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